| /kernel/linux/linux-6.6/Documentation/networking/ |
| D | tls-offload-layers.svg | 1 …l0 720.0l-960.0 0l0 -720.0z" clip-rule="nonzero"/></clipPath><g clip-path="url(#p.0)"><path fill="…
|
| D | tls-offload-reorder-good.svg | 1 …l0 720.0l-960.0 0l0 -720.0z" clip-rule="nonzero"/></clipPath><g clip-path="url(#p.0)"><path fill="…
|
| D | tls-offload-reorder-bad.svg | 1 …l0 720.0l-960.0 0l0 -720.0z" clip-rule="nonzero"/></clipPath><g clip-path="url(#p.0)"><path fill="…
|
| /kernel/linux/linux-5.10/Documentation/networking/ |
| D | tls-offload-layers.svg | 1 …l0 720.0l-960.0 0l0 -720.0z" clip-rule="nonzero"/></clipPath><g clip-path="url(#p.0)"><path fill="…
|
| D | tls-offload-reorder-good.svg | 1 …l0 720.0l-960.0 0l0 -720.0z" clip-rule="nonzero"/></clipPath><g clip-path="url(#p.0)"><path fill="…
|
| D | tls-offload-reorder-bad.svg | 1 …l0 720.0l-960.0 0l0 -720.0z" clip-rule="nonzero"/></clipPath><g clip-path="url(#p.0)"><path fill="…
|
| /kernel/linux/linux-5.10/arch/mips/include/asm/netlogic/ |
| D | mips-extns.h | 53 "dsll\t%L0, %L0, 32\n\t" \ 54 "dsrl\t%L0, %L0, 32\n\t" \ 56 "or\t%L0, %L0, %M0\n\t" \ 57 "dmtc0\t%L0, $9, 7\n\t" \ 131 "dmfc0 %L0, $9, 7\n\t" in read_c0_eirr_and_eimr() 132 "and %M0, %L0\n\t" in read_c0_eirr_and_eimr() 133 "dsll %L0, %M0, 32\n\t" in read_c0_eirr_and_eimr() 135 "dsra %L0, %L0, 32\n\t" in read_c0_eirr_and_eimr() 184 "dsll\t%L0, %M0, 32\n\t" \ 186 "dsra\t%L0, %L0, 32\n\t" \ [all …]
|
| D | haldefs.h | 84 "ld %L0, %1" "\n\t" in nlm_read_reg64() 85 "dsra32 %M0, %L0, 0" "\n\t" in nlm_read_reg64() 86 "sll %L0, %L0, 0" "\n\t" in nlm_read_reg64() 111 "dsll32 %L0, %L0, 0" "\n\t" in nlm_write_reg64() 112 "dsrl32 %L0, %L0, 0" "\n\t" in nlm_write_reg64() 114 "or %L0, %L0, %M0" "\n\t" in nlm_write_reg64() 115 "sd %L0, %2" "\n\t" in nlm_write_reg64()
|
| /kernel/linux/linux-5.10/arch/sparc/include/asm/ |
| D | head_32.h | 13 rd %psr, %l0; b label; rd %wim, %l3; nop; 16 #define SRMMU_TFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 1, %l7; 17 #define SRMMU_DFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 0, %l7; 21 rd %psr, %l0; mov num, %l7; b bad_trap_handler; rd %wim, %l3; 38 rd %psr, %l0; 42 rd %psr,%l0; \ 50 rd %psr,%l0; \ 59 b getcc_trap_handler; rd %psr, %l0; nop; nop; 63 b setcc_trap_handler; rd %psr, %l0; nop; nop; 73 mov int_level, %l7; rd %psr, %l0; b real_irq_entry; rd %wim, %l3; [all …]
|
| D | xor_32.h | 27 "ldd [%1 + 0x08], %%l0\n\t" in sparc_2() 32 "xor %%g4, %%l0, %%g4\n\t" in sparc_2() 46 "l0", "l1", "l2", "l3", "l4", "l5"); in sparc_2() 65 "ldd [%1 + 0x08], %%l0\n\t" in sparc_3() 71 "xor %%g4, %%l0, %%g4\n\t" in sparc_3() 73 "ldd [%2 + 0x08], %%l0\n\t" in sparc_3() 82 "xor %%g4, %%l0, %%g4\n\t" in sparc_3() 96 "l0", "l1", "l2", "l3", "l4", "l5"); in sparc_3() 116 "ldd [%1 + 0x08], %%l0\n\t" in sparc_4() 122 "xor %%g4, %%l0, %%g4\n\t" in sparc_4() [all …]
|
| /kernel/linux/linux-6.6/arch/sparc/include/asm/ |
| D | head_32.h | 13 rd %psr, %l0; b label; rd %wim, %l3; nop; 16 #define SRMMU_TFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 1, %l7; 17 #define SRMMU_DFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 0, %l7; 21 rd %psr, %l0; mov num, %l7; b bad_trap_handler; rd %wim, %l3; 38 rd %psr, %l0; 42 rd %psr,%l0; \ 50 rd %psr,%l0; \ 59 b getcc_trap_handler; rd %psr, %l0; nop; nop; 63 b setcc_trap_handler; rd %psr, %l0; nop; nop; 73 mov int_level, %l7; rd %psr, %l0; b real_irq_entry; rd %wim, %l3; [all …]
|
| D | xor_32.h | 28 "ldd [%1 + 0x08], %%l0\n\t" in sparc_2() 33 "xor %%g4, %%l0, %%g4\n\t" in sparc_2() 47 "l0", "l1", "l2", "l3", "l4", "l5"); in sparc_2() 67 "ldd [%1 + 0x08], %%l0\n\t" in sparc_3() 73 "xor %%g4, %%l0, %%g4\n\t" in sparc_3() 75 "ldd [%2 + 0x08], %%l0\n\t" in sparc_3() 84 "xor %%g4, %%l0, %%g4\n\t" in sparc_3() 98 "l0", "l1", "l2", "l3", "l4", "l5"); in sparc_3() 120 "ldd [%1 + 0x08], %%l0\n\t" in sparc_4() 126 "xor %%g4, %%l0, %%g4\n\t" in sparc_4() [all …]
|
| /kernel/linux/linux-6.6/arch/sparc/kernel/ |
| D | entry.S | 63 * This code cannot touch registers %l0 %l1 and %l2 159 wr %l0, 0x0, %psr 180 or %l0, PSR_PIL, %l4 200 wr %l0, PSR_ET, %psr 229 or %l0, PSR_PIL, %g2 238 or %l0, PSR_PIL, %g2 ! restore PIL after handler_irq 248 or %l0, PSR_PIL, %g2 255 wr %l0, PSR_ET, %psr 286 or %l0, PSR_PIL, %l4 331 or %l0, PSR_PIL, %l4 [all …]
|
| D | hvtramp.S | 47 mov %o0, %l0 49 lduw [%l0 + HVTRAMP_DESCR_CPU], %g1 53 ldx [%l0 + HVTRAMP_DESCR_FAULT_INFO_VA], %g2 57 lduw [%l0 + HVTRAMP_DESCR_NUM_MAPPINGS], %l2 58 add %l0, HVTRAMP_DESCR_MAPS, %l3 75 ldx [%l0 + HVTRAMP_DESCR_FAULT_INFO_PA], %o0 84 ldx [%l0 + HVTRAMP_DESCR_THREAD_REG], %l6
|
| /kernel/linux/linux-5.10/arch/sparc/kernel/ |
| D | entry.S | 63 * This code cannot touch registers %l0 %l1 and %l2 159 wr %l0, 0x0, %psr 180 or %l0, PSR_PIL, %l4 200 wr %l0, PSR_ET, %psr 229 or %l0, PSR_PIL, %g2 238 or %l0, PSR_PIL, %g2 ! restore PIL after handler_irq 248 or %l0, PSR_PIL, %g2 255 wr %l0, PSR_ET, %psr 286 or %l0, PSR_PIL, %l4 331 or %l0, PSR_PIL, %l4 [all …]
|
| D | hvtramp.S | 47 mov %o0, %l0 49 lduw [%l0 + HVTRAMP_DESCR_CPU], %g1 53 ldx [%l0 + HVTRAMP_DESCR_FAULT_INFO_VA], %g2 57 lduw [%l0 + HVTRAMP_DESCR_NUM_MAPPINGS], %l2 58 add %l0, HVTRAMP_DESCR_MAPS, %l3 75 ldx [%l0 + HVTRAMP_DESCR_FAULT_INFO_PA], %o0 84 ldx [%l0 + HVTRAMP_DESCR_THREAD_REG], %l6
|
| /kernel/linux/linux-5.10/arch/sparc/lib/ |
| D | xor.S | 370 ldda [%i1 + 0x30] %asi, %l0 /* %l0/%l1 = src + 0x30 */ 389 xor %l2, %l0, %l2 418 ldda [%l7 + 0x10] %asi, %l0 /* %l0/%l1 = src2 + 0x10 */ 430 xor %l0, %i4, %l0 432 xor %o2, %l0, %o2 437 ldda [%l7 + 0x30] %asi, %l0 /* %l0/%l1 = src2 + 0x30 */ 448 xor %l0, %i4, %l0 450 xor %o2, %l0, %o2 482 ldda [%i0 + 0x00] %asi, %l0 /* %l0/%l1 = dest + 0x00 */ 489 xor %l0, %g2, %l0 [all …]
|
| /kernel/linux/linux-6.6/arch/sparc/lib/ |
| D | xor.S | 370 ldda [%i1 + 0x30] %asi, %l0 /* %l0/%l1 = src + 0x30 */ 389 xor %l2, %l0, %l2 418 ldda [%l7 + 0x10] %asi, %l0 /* %l0/%l1 = src2 + 0x10 */ 430 xor %l0, %i4, %l0 432 xor %o2, %l0, %o2 437 ldda [%l7 + 0x30] %asi, %l0 /* %l0/%l1 = src2 + 0x30 */ 448 xor %l0, %i4, %l0 450 xor %o2, %l0, %o2 482 ldda [%i0 + 0x00] %asi, %l0 /* %l0/%l1 = dest + 0x00 */ 489 xor %l0, %g2, %l0 [all …]
|
| /kernel/linux/linux-5.10/arch/sparc/power/ |
| D | hibernate_asm.S | 50 /* Write restore_pblist to %l0 */ 51 sethi %hi(restore_pblist), %l0 52 ldx [%l0 + %lo(restore_pblist)], %l0 71 cmp %l0, %g0 73 sub %l0, %g7, %l0 75 ldxa [%l0 ] %asi, %l1 /* address */ 76 ldxa [%l0 + 8] %asi, %l2 /* orig_address */ 92 ldxa [%l0 + 16] %asi, %l0
|
| /kernel/linux/linux-6.6/arch/sparc/power/ |
| D | hibernate_asm.S | 50 /* Write restore_pblist to %l0 */ 51 sethi %hi(restore_pblist), %l0 52 ldx [%l0 + %lo(restore_pblist)], %l0 71 cmp %l0, %g0 73 sub %l0, %g7, %l0 75 ldxa [%l0 ] %asi, %l1 /* address */ 76 ldxa [%l0 + 8] %asi, %l2 /* orig_address */ 92 ldxa [%l0 + 16] %asi, %l0
|
| /kernel/linux/linux-5.10/Documentation/virt/kvm/ |
| D | running-nested-guests.rst | 21 | L0 (Host Hypervisor) | 29 - L0 – level-0; the bare metal host, running KVM 31 - L1 – level-1 guest; a VM running on L0; also called the "guest 42 resulting in at least four levels in a nested setup — L0 (bare 46 This document will stick with the three-level terminology (L0, 86 1. On the bare metal host (L0), list the kernel modules and ensure that 126 metal host (L0). Parameters for Intel hosts:: 145 Once your bare metal host (L0) is configured for nesting, you should be 163 1. On the host hypervisor (L0), enable the ``nested`` parameter on 215 L0, L1 and L2; this can result in tedious back-n-forth between the bug [all …]
|
| /kernel/linux/linux-6.6/Documentation/virt/kvm/x86/ |
| D | running-nested-guests.rst | 23 | L0 (Host Hypervisor) | 31 - L0 – level-0; the bare metal host, running KVM 33 - L1 – level-1 guest; a VM running on L0; also called the "guest 44 resulting in at least four levels in a nested setup — L0 (bare 48 This document will stick with the three-level terminology (L0, 88 1. On the bare metal host (L0), list the kernel modules and ensure that 128 metal host (L0). Parameters for Intel hosts:: 147 Once your bare metal host (L0) is configured for nesting, you should be 165 1. On the host hypervisor (L0), enable the ``nested`` parameter on 217 L0, L1 and L2; this can result in tedious back-n-forth between the bug [all …]
|
| /kernel/linux/linux-6.6/arch/arc/include/asm/ |
| D | atomic64-arcv2.h | 57 " " #op1 " %L0, %L0, %L2 \n" \ 74 " " #op1 " %L0, %L0, %L2 \n" \ 96 " " #op1 " %L1, %L0, %L3 \n" \ 149 " brne %L0, %L2, 2f \n" in ATOMIC64_OPS() 193 " sub.f %L0, %L0, 1 # w0 - 1, set C on borrow\n" in arch_atomic64_dec_if_positive() 217 " brne %L0, %L4, 2f # continue to add since v != u \n" in arch_atomic64_fetch_add_unless() 220 " add.f %L1, %L0, %L3 \n" in arch_atomic64_fetch_add_unless()
|
| /kernel/linux/linux-6.6/arch/alpha/lib/ |
| D | ev67-strncat.S | 20 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1 58 bsr $23, __stxncpy # L0 :/* Now do the append. */ 65 ret # L0 : 81 ret # L0 : 87 ret # L0 : 93 ret # L0 :
|
| /kernel/linux/linux-5.10/arch/alpha/lib/ |
| D | ev67-strncat.S | 20 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1 58 bsr $23, __stxncpy # L0 :/* Now do the append. */ 65 ret # L0 : 81 ret # L0 : 87 ret # L0 : 93 ret # L0 :
|