Home
last modified time | relevance | path

Searched +full:pmic +full:- +full:mpp (Results 1 – 25 of 44) sorted by relevance

12

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/pinctrl/
Dqcom,pmic-mpp.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,pmic-mpp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm PMIC Multi-Purpose Pin (MPP) block
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
13 This binding describes the MPP block(s) found in the 8xxx series of
14 PMIC's from Qualcomm.
19 - items:
20 - enum:
[all …]
Dmarvell,dove-pinctrl.txt1 * Marvell Dove SoC pinctrl driver for mpp
3 Please refer to marvell,mvebu-pinctrl.txt in this directory for common binding
7 - compatible: "marvell,dove-pinctrl"
8 - clocks: (optional) phandle of pdma clock
9 - reg: register specifiers of MPP, MPP4, and PMU MPP registers
11 Available mpp pins/groups and functions:
12 Note: brackets (x) are not part of the mpp name for marvell,function and given
23 uart1(cts), lcd-spi(cs1), pmu*
31 mpp11 11 gpio, pmu, sata(prsnt), sata-1(act), sdio0(ledctrl),
39 mpp16 16 gpio, uart3(rts), sdio0(cd), ac97(sdi1), lcd-spi(cs1)
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dqcom,pmic-mpp.txt1 Qualcomm PMIC Multi-Purpose Pin (MPP) block
3 This binding describes the MPP block(s) found in the 8xxx series
4 of PMIC's from Qualcomm.
6 - compatible:
10 "qcom,pm8018-mpp",
11 "qcom,pm8038-mpp",
12 "qcom,pm8058-mpp",
13 "qcom,pm8821-mpp",
14 "qcom,pm8841-mpp",
15 "qcom,pm8916-mpp",
[all …]
Dmarvell,dove-pinctrl.txt1 * Marvell Dove SoC pinctrl driver for mpp
3 Please refer to marvell,mvebu-pinctrl.txt in this directory for common binding
7 - compatible: "marvell,dove-pinctrl"
8 - clocks: (optional) phandle of pdma clock
9 - reg: register specifiers of MPP, MPP4, and PMU MPP registers
11 Available mpp pins/groups and functions:
12 Note: brackets (x) are not part of the mpp name for marvell,function and given
23 uart1(cts), lcd-spi(cs1), pmu*
31 mpp11 11 gpio, pmu, sata(prsnt), sata-1(act), sdio0(ledctrl),
39 mpp16 16 gpio, uart3(rts), sdio0(cd), ac97(sdi1), lcd-spi(cs1)
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/qcom/
Dpmi8994.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/interrupt-controller/irq.h>
3 #include <dt-bindings/spmi/spmi.h>
7 pmic@2 {
8 compatible = "qcom,pmi8994", "qcom,spmi-pmic";
10 #address-cells = <1>;
11 #size-cells = <0>;
14 compatible = "qcom,pmi8994-gpio", "qcom,spmi-gpio";
16 gpio-controller;
17 gpio-ranges = <&pmi8994_gpios 0 0 10>;
[all …]
Dpm8950.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
8 #include <dt-bindings/iio/qcom,spmi-vadc.h>
9 #include <dt-bindings/input/linux-event-codes.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
12 #include <dt-bindings/spmi/spmi.h>
15 pmic@0 {
16 compatible = "qcom,pm8950", "qcom,spmi-pmic";
18 #address-cells = <1>;
19 #size-cells = <0>;
[all …]
Dpmi8950.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include <dt-bindings/iio/qcom,spmi-vadc.h>
5 #include <dt-bindings/interrupt-controller/irq.h>
6 #include <dt-bindings/spmi/spmi.h>
9 pmic@2 {
10 compatible = "qcom,pmi8950", "qcom,spmi-pmic";
12 #address-cells = <1>;
13 #size-cells = <0>;
16 compatible = "qcom,spmi-vadc";
19 #address-cells = <1>;
[all …]
Dpm8994.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/input/linux-event-codes.h>
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/spmi/spmi.h>
8 thermal-zones {
9 pm8994-thermal {
10 polling-delay-passive = <250>;
11 polling-delay = <1000>;
13 thermal-sensors = <&pm8994_temp>;
[all …]
Dpm8916.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/input/linux-event-codes.h>
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/spmi/spmi.h>
9 pm8916_0: pmic@0 {
10 compatible = "qcom,pm8916", "qcom,spmi-pmic";
12 #address-cells = <1>;
13 #size-cells = <0>;
16 compatible = "qcom,pm8916-pon";
[all …]
/kernel/linux/linux-6.6/drivers/pinctrl/qcom/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
20 tristate "Qualcomm SPMI PMIC pin controller driver"
31 Qualcomm GPIO and MPP blocks found in the Qualcomm PMIC's chips,
32 which are using SPMI for communication with SoC. Example PMIC's
36 tristate "Qualcomm SSBI PMIC pin controller driver"
46 Qualcomm GPIO and MPP blocks found in the Qualcomm PMIC's chips,
47 which are using SSBI for communication with SoC. Example PMIC's
Dpinctrl-spmi-mpp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2012-2014, The Linux Foundation. All rights reserved.
16 #include <linux/pinctrl/pinconf-generic.h>
20 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
23 #include "../pinctrl-utils.h"
28 * Pull Up Values - it indicates whether a pull-up should be
41 /* mpp peripheral type and subtype values */
106 * struct pmic_mpp_pad - keep current MPP settings
108 * @is_enabled: Set to false when MPP should be put in high Z state.
110 * @output_enabled: Set to true if MPP output logic is enabled.
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dqcom-pm8841.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/interrupt-controller/irq.h>
3 #include <dt-bindings/spmi/spmi.h>
8 compatible = "qcom,pm8841", "qcom,spmi-pmic";
10 #address-cells = <1>;
11 #size-cells = <0>;
14 compatible = "qcom,pm8841-mpp", "qcom,spmi-mpp";
16 gpio-controller;
17 #gpio-cells = <2>;
24 temp-alarm@2400 {
[all …]
Dqcom-pma8084.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
4 #include <dt-bindings/spmi/spmi.h>
9 compatible = "qcom,pma8084", "qcom,spmi-pmic";
11 #address-cells = <1>;
12 #size-cells = <0>;
15 compatible = "qcom,pm8941-rtc";
18 reg-names = "rtc", "alarm";
23 compatible = "qcom,pm8941-pwrkey";
[all …]
Dqcom-pm8941.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
4 #include <dt-bindings/spmi/spmi.h>
9 compatible = "qcom,pm8941", "qcom,spmi-pmic";
11 #address-cells = <1>;
12 #size-cells = <0>;
15 compatible = "qcom,pm8941-rtc";
18 reg-names = "rtc", "alarm";
23 compatible = "qcom,pm8941-pwrkey";
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/qcom/
Dpm8841.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/interrupt-controller/irq.h>
3 #include <dt-bindings/spmi/spmi.h>
7 thermal-zones {
8 pm8841-thermal {
9 polling-delay-passive = <100>;
10 polling-delay = <0>;
11 thermal-sensors = <&pm8841_temp>;
39 compatible = "qcom,pm8841", "qcom,spmi-pmic";
41 #address-cells = <1>;
[all …]
Dpma8084.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
4 #include <dt-bindings/spmi/spmi.h>
9 compatible = "qcom,pma8084", "qcom,spmi-pmic";
11 #address-cells = <1>;
12 #size-cells = <0>;
15 compatible = "qcom,pm8941-rtc";
18 reg-names = "rtc", "alarm";
23 compatible = "qcom,pm8941-pwrkey";
[all …]
Dpm8226.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/input/linux-event-codes.h>
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/spmi/spmi.h>
8 thermal-zones {
9 pm8226-thermal {
10 polling-delay-passive = <100>;
11 polling-delay = <0>;
12 thermal-sensors = <&pm8226_temp>;
[all …]
Dpm8941.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
4 #include <dt-bindings/spmi/spmi.h>
8 thermal-zones {
9 pm8941-thermal {
10 polling-delay-passive = <100>;
11 polling-delay = <0>;
12 thermal-sensors = <&pm8941_temp>;
40 compatible = "qcom,pm8941", "qcom,spmi-pmic";
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/qcom/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
166 tristate "Qualcomm SPMI PMIC pin controller driver"
176 Qualcomm GPIO and MPP blocks found in the Qualcomm PMIC's chips,
177 which are using SPMI for communication with SoC. Example PMIC's
181 tristate "Qualcomm SSBI PMIC pin controller driver"
190 Qualcomm GPIO and MPP blocks found in the Qualcomm PMIC's chips,
191 which are using SSBI for communication with SoC. Example PMIC's
Dpinctrl-spmi-mpp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2012-2014, The Linux Foundation. All rights reserved.
10 #include <linux/pinctrl/pinconf-generic.h>
18 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
21 #include "../pinctrl-utils.h"
26 * Pull Up Values - it indicates whether a pull-up should be
39 /* mpp peripheral type and subtype values */
104 * struct pmic_mpp_pad - keep current MPP settings
106 * @irq: IRQ number which this MPP generate.
107 * @is_enabled: Set to false when MPP should be put in high Z state.
[all …]
Dpinctrl-ssbi-mpp.c1 // SPDX-License-Identifier: GPL-2.0-only
12 #include <linux/pinctrl/pinconf-generic.h>
20 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
23 #include "../pinctrl-utils.h"
25 /* MPP registers */
29 /* MPP Type: type */
88 * struct pm8xxx_pin_data - dynamic configuration for a pin
90 * @irq: IRQ from the PMIC interrupt controller
95 * @paired: mpp operates in paired mode
96 * @output_value: logical output value of the mpp
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/
Dpm8994.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/interrupt-controller/irq.h>
3 #include <dt-bindings/spmi/spmi.h>
4 #include <dt-bindings/input/linux-event-codes.h>
8 pmic@0 {
9 compatible = "qcom,pm8994", "qcom,spmi-pmic";
11 #address-cells = <1>;
12 #size-cells = <0>;
15 compatible = "qcom,pm8941-rtc";
17 reg-names = "rtc", "alarm";
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/rtc/
Disil,isl12057.txt8 ("wakeup-source") to handle the specific use-case found
9 on at least three in-tree users of the chip (NETGEAR ReadyNAS 102, 104
10 and 2120 ARM-based NAS); On those devices, the IRQ#2 pin of the chip
12 to the SoC but to a PMIC. It allows the device to be powered up when
20 - "compatible": must be "isil,isl12057"
21 - "reg": I2C bus address of the device
25 - "wakeup-source": mark the chip as a wakeup source, independently of
38 that the pinctrl-related properties below are given for completeness and
40 SoC, and the main function of the MPP used as IRQ line, i.e.
41 "interrupt-parent" and "interrupts" are usually sufficient):
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/rtc/
Disil,isl12057.txt8 ("wakeup-source") to handle the specific use-case found
9 on at least three in-tree users of the chip (NETGEAR ReadyNAS 102, 104
10 and 2120 ARM-based NAS); On those devices, the IRQ#2 pin of the chip
12 to the SoC but to a PMIC. It allows the device to be powered up when
20 - "compatible": must be "isil,isl12057"
21 - "reg": I2C bus address of the device
25 - "wakeup-source": mark the chip as a wakeup source, independently of
38 that the pinctrl-related properties below are given for completeness and
40 SoC, and the main function of the MPP used as IRQ line, i.e.
41 "interrupt-parent" and "interrupts" are usually sufficient):
[all …]
/kernel/linux/linux-6.6/drivers/pinctrl/mvebu/
Dpinctrl-dove.c1 // SPDX-License-Identifier: GPL-2.0-or-later
20 #include "pinctrl-mvebu.h"
23 #define INT_REGS_MASK ~(SZ_1M - 1)
28 /* MPP Base registers */
32 /* MPP Control 4 register */
68 unsigned long pmu = readl(data->base + PMU_MPP_GENERAL_CTRL); in dove_pmu_mpp_ctrl_get()
86 unsigned long pmu = readl(data->base + PMU_MPP_GENERAL_CTRL); in dove_pmu_mpp_ctrl_set()
90 writel(pmu & ~BIT(pid), data->base + PMU_MPP_GENERAL_CTRL); in dove_pmu_mpp_ctrl_set()
94 writel(pmu | BIT(pid), data->base + PMU_MPP_GENERAL_CTRL); in dove_pmu_mpp_ctrl_set()
126 return -EINVAL; in dove_mpp4_ctrl_get()
[all …]

12