Home
last modified time | relevance | path

Searched +full:post +full:- +full:silicon (Results 1 – 25 of 188) sorted by relevance

12345678

/kernel/linux/linux-5.10/drivers/scsi/isci/
Dremote_node_context.h7 * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
20 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
26 * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
61 * the remote node context in the silicon. It exists to model and manage
62 * the remote node context in the silicon.
100 * @SCI_RNC_INVALIDATING: transition state that will post an RNC invalidate to
104 * @SCI_RNC_RESUMING: transition state that will post an RNC resume to the
148 RNC_DEST_SUSPENDED, /* Set when suspend during post/invalidate */
155 * struct sci_remote_node_context - This structure contains the data
158 * the silicon RNC.
[all …]
/kernel/linux/linux-6.6/drivers/scsi/isci/
Dremote_node_context.h7 * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
20 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
26 * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
61 * the remote node context in the silicon. It exists to model and manage
62 * the remote node context in the silicon.
100 * @SCI_RNC_INVALIDATING: transition state that will post an RNC invalidate to
104 * @SCI_RNC_RESUMING: transition state that will post an RNC resume to the
148 RNC_DEST_SUSPENDED, /* Set when suspend during post/invalidate */
155 * struct sci_remote_node_context - This structure contains the data
158 * the silicon RNC.
[all …]
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/fsl/
Dt1042si-post.dtsi2 * T1042 Silicon/SoC Device Tree Source (post include)
35 #include "t1040si-post.dtsi"
Dt2080si-post.dtsi2 * T2080 Silicon/SoC Device Tree Source (post include)
35 /include/ "t2081si-post.dtsi"
38 /include/ "qoriq-sata2-0.dtsi"
40 fsl,iommu-parent = <&pamu1>;
41 fsl,liodn-reg = <&guts 0x550>; /* SATA1LIODNR */
44 /include/ "qoriq-sata2-1.dtsi"
46 fsl,iommu-parent = <&pamu1>;
47 fsl,liodn-reg = <&guts 0x554>; /* SATA2LIODNR */
54 #address-cells = <2>;
55 #size-cells = <2>;
[all …]
Db4420si-post.dtsi2 * B4420 Silicon/SoC Device Tree Source (post include)
35 /include/ "b4si-post.dtsi"
39 compatible = "fsl,b4420-pcie", "fsl,qoriq-pcie-v2.4";
43 dcsr-epu@0 {
44 compatible = "fsl,b4420-dcsr-epu", "fsl,dcsr-epu";
46 dcsr-npc {
47 compatible = "fsl,b4420-dcsr-cnpc", "fsl,dcsr-cnpc";
49 dcsr-dpaa@9000 {
50 compatible = "fsl,b4420-dcsr-dpaa", "fsl,dcsr-dpaa";
52 dcsr-ocn@11000 {
[all …]
Dt1024si-post.dtsi2 * T1024 Silicon/SoC Device Tree Source (post include)
35 #include "t1023si-post.dtsi"
44 #address-cells = <1>;
45 #size-cells = <1>;
50 fsl,qe-num-riscs = <1>;
51 fsl,qe-num-snums = <28>;
52 brg-frequency = <0>;
53 bus-frequency = <0>;
59 compatible = "fsl,t1024-diu", "fsl,diu";
66 qeic: interrupt-controller@80 {
[all …]
Dmpc8641si-post.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * MPC8641 Silicon/SoC Device Tree Source (post include)
5 * Copyright 2016 Elettra-Sincrotrone Trieste S.C.p.A.
9 #address-cells = <2>;
10 #size-cells = <1>;
11 compatible = "fsl,mpc8641-localbus", "simple-bus";
16 #address-cells = <1>;
17 #size-cells = <1>;
19 compatible = "fsl,mpc8641-soc", "simple-bus";
20 bus-frequency = <0>;
[all …]
Dmpc8548si-post.dtsi2 * MPC8548 Silicon/SoC Device Tree Source (post include)
36 #address-cells = <2>;
37 #size-cells = <1>;
38 compatible = "fsl,mpc8548-lbc", "fsl,pq3-localbus", "simple-bus";
44 compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci";
47 bus-range = <0 0xff>;
48 #interrupt-cells = <1>;
49 #size-cells = <2>;
50 #address-cells = <3>;
55 compatible = "fsl,mpc8540-pci";
[all …]
Dbsc9131si-post.dtsi2 * BSC9131 Silicon/SoC Device Tree Source (post include)
4 * Copyright 2011-2012 Freescale Semiconductor Inc.
36 #address-cells = <2>;
37 #size-cells = <1>;
38 compatible = "fsl,ifc", "simple-bus";
43 #address-cells = <1>;
44 #size-cells = <1>;
46 compatible = "fsl,bsc9131-immr", "simple-bus";
47 bus-frequency = <0>; // Filled out by uboot.
49 ecm-law@0 {
[all …]
Db4860si-post.dtsi2 * B4860 Silicon/SoC Device Tree Source (post include)
4 * Copyright 2012 - 2015 Freescale Semiconductor Inc.
35 /include/ "b4si-post.dtsi"
39 compatible = "fsl,b4860-pcie", "fsl,qoriq-pcie-v2.4";
45 #address-cells = <2>;
46 #size-cells = <2>;
47 fsl,iommu-parent = <&pamu0>;
51 #address-cells = <2>;
52 #size-cells = <2>;
53 cell-index = <1>;
[all …]
/kernel/linux/linux-6.6/arch/powerpc/boot/dts/fsl/
Dt1042si-post.dtsi2 * T1042 Silicon/SoC Device Tree Source (post include)
35 #include "t1040si-post.dtsi"
Dt2080si-post.dtsi2 * T2080 Silicon/SoC Device Tree Source (post include)
35 /include/ "t2081si-post.dtsi"
38 /include/ "qoriq-sata2-0.dtsi"
40 fsl,iommu-parent = <&pamu1>;
41 fsl,liodn-reg = <&guts 0x550>; /* SATA1LIODNR */
44 /include/ "qoriq-sata2-1.dtsi"
46 fsl,iommu-parent = <&pamu1>;
47 fsl,liodn-reg = <&guts 0x554>; /* SATA2LIODNR */
54 #address-cells = <2>;
55 #size-cells = <2>;
[all …]
Db4420si-post.dtsi2 * B4420 Silicon/SoC Device Tree Source (post include)
35 /include/ "b4si-post.dtsi"
39 compatible = "fsl,b4420-pcie", "fsl,qoriq-pcie-v2.4";
43 dcsr-epu@0 {
44 compatible = "fsl,b4420-dcsr-epu", "fsl,dcsr-epu";
46 dcsr-npc {
47 compatible = "fsl,b4420-dcsr-cnpc", "fsl,dcsr-cnpc";
49 dcsr-dpaa@9000 {
50 compatible = "fsl,b4420-dcsr-dpaa", "fsl,dcsr-dpaa";
52 dcsr-ocn@11000 {
[all …]
Dt1024si-post.dtsi2 * T1024 Silicon/SoC Device Tree Source (post include)
35 #include "t1023si-post.dtsi"
44 #address-cells = <1>;
45 #size-cells = <1>;
50 fsl,qe-num-riscs = <1>;
51 fsl,qe-num-snums = <28>;
52 brg-frequency = <0>;
53 bus-frequency = <0>;
59 compatible = "fsl,t1024-diu", "fsl,diu";
66 qeic: interrupt-controller@80 {
[all …]
Dmpc8641si-post.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * MPC8641 Silicon/SoC Device Tree Source (post include)
5 * Copyright 2016 Elettra-Sincrotrone Trieste S.C.p.A.
9 #address-cells = <2>;
10 #size-cells = <1>;
11 compatible = "fsl,mpc8641-localbus", "simple-bus";
16 #address-cells = <1>;
17 #size-cells = <1>;
19 compatible = "fsl,mpc8641-soc", "simple-bus";
20 bus-frequency = <0>;
[all …]
Dmpc8548si-post.dtsi2 * MPC8548 Silicon/SoC Device Tree Source (post include)
36 #address-cells = <2>;
37 #size-cells = <1>;
38 compatible = "fsl,mpc8548-lbc", "fsl,pq3-localbus", "simple-bus";
44 compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci";
47 bus-range = <0 0xff>;
48 #interrupt-cells = <1>;
49 #size-cells = <2>;
50 #address-cells = <3>;
55 compatible = "fsl,mpc8540-pci";
[all …]
Dc293si-post.dtsi2 * C293 Silicon/SoC Device Tree Source (post include)
36 #address-cells = <2>;
37 #size-cells = <1>;
38 compatible = "fsl,ifc", "simple-bus";
44 compatible = "fsl,qoriq-pcie-v2.2", "fsl,qoriq-pcie";
46 #size-cells = <2>;
47 #address-cells = <3>;
48 bus-range = <0 255>;
49 clock-frequency = <33333333>;
54 #interrupt-cells = <1>;
[all …]
Dbsc9131si-post.dtsi2 * BSC9131 Silicon/SoC Device Tree Source (post include)
4 * Copyright 2011-2012 Freescale Semiconductor Inc.
36 #address-cells = <2>;
37 #size-cells = <1>;
38 compatible = "fsl,ifc", "simple-bus";
43 #address-cells = <1>;
44 #size-cells = <1>;
46 compatible = "fsl,bsc9131-immr", "simple-bus";
47 bus-frequency = <0>; // Filled out by uboot.
49 ecm-law@0 {
[all …]
Db4860si-post.dtsi2 * B4860 Silicon/SoC Device Tree Source (post include)
4 * Copyright 2012 - 2015 Freescale Semiconductor Inc.
35 /include/ "b4si-post.dtsi"
39 compatible = "fsl,b4860-pcie", "fsl,qoriq-pcie-v2.4";
45 #address-cells = <2>;
46 #size-cells = <2>;
47 fsl,iommu-parent = <&pamu0>;
51 #address-cells = <2>;
52 #size-cells = <2>;
53 cell-index = <1>;
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/ast/
Dast_main.c14 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
70 struct device_node *np = dev->pdev->dev.of_node; in ast_detect_config_mode()
75 ast->config_mode = ast_use_defaults; in ast_detect_config_mode()
78 /* Check if we have device-tree properties */ in ast_detect_config_mode()
79 if (np && !of_property_read_u32(np, "aspeed,scu-revision-id", in ast_detect_config_mode()
82 ast->config_mode = ast_use_dt; in ast_detect_config_mode()
83 drm_info(dev, "Using device-tree for configuration\n"); in ast_detect_config_mode()
88 if (dev->pdev->device != PCI_CHIP_AST2000) in ast_detect_config_mode()
102 /* P2A works, grab silicon revision */ in ast_detect_config_mode()
103 ast->config_mode = ast_use_p2a; in ast_detect_config_mode()
[all …]
/kernel/linux/linux-6.6/include/uapi/linux/
Dmii.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
3 * linux/mii.h: definitions for MII-compatible transceivers
23 #define MII_CTRL1000 0x09 /* 1000BASE-T control */
24 #define MII_STAT1000 0x0a /* 1000BASE-T status */
30 #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
32 #define MII_SREVISION 0x16 /* Silicon revision */
55 #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
58 #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
60 #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
63 #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
[all …]
/kernel/linux/linux-5.10/include/uapi/linux/
Dmii.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
3 * linux/mii.h: definitions for MII-compatible transceivers
23 #define MII_CTRL1000 0x09 /* 1000BASE-T control */
24 #define MII_STAT1000 0x0a /* 1000BASE-T status */
30 #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
32 #define MII_SREVISION 0x16 /* Silicon revision */
55 #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
58 #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
60 #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
63 #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
[all …]
/kernel/linux/linux-5.10/drivers/media/tuners/
Dtda18271-priv.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 tda18271-priv.h - private header for the NXP TDA18271 silicon tuner
17 #include "tuner-i2c.h"
28 #define R_CPD 0x08 /* Cal Post-Divider byte */
32 #define R_MPD 0x0c /* Main Post-Divider byte */
62 /*---------------------------------------------------------------------*/
121 /*---------------------------------------------------------------------*/
162 /*---------------------------------------------------------------------*/
196 /*---------------------------------------------------------------------*/
/kernel/linux/linux-6.6/drivers/media/tuners/
Dtda18271-priv.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 tda18271-priv.h - private header for the NXP TDA18271 silicon tuner
17 #include "tuner-i2c.h"
28 #define R_CPD 0x08 /* Cal Post-Divider byte */
32 #define R_MPD 0x0c /* Main Post-Divider byte */
62 /*---------------------------------------------------------------------*/
121 /*---------------------------------------------------------------------*/
162 /*---------------------------------------------------------------------*/
196 /*---------------------------------------------------------------------*/
/kernel/linux/linux-5.10/arch/mips/netlogic/xlp/
Dnlm_hal.c2 * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights
45 #include <asm/netlogic/xlp-hal/iomap.h>
46 #include <asm/netlogic/xlp-hal/xlp.h>
47 #include <asm/netlogic/xlp-hal/bridge.h>
48 #include <asm/netlogic/xlp-hal/pic.h>
49 #include <asm/netlogic/xlp-hal/sys.h>
58 nodep->coremask = 1; /* node 0, boot cpu */ in nlm_node_init()
59 nodep->sysbase = nlm_get_sys_regbase(node); in nlm_node_init()
60 nodep->picbase = nlm_get_pic_regbase(node); in nlm_node_init()
61 nodep->ebase = read_c0_ebase() & MIPS_EBASE_BASE; in nlm_node_init()
[all …]

12345678