Home
last modified time | relevance | path

Searched defs:Ccmp (Results 1 – 8 of 8) sorted by relevance

/third_party/vixl/examples/aarch64/
Dcheck-bounds.cc48 __ Ccmp(x0, x2, CFlag, pl); in GenerateCheckBounds() local
/third_party/node/deps/v8/src/regexp/arm64/
Dregexp-macro-assembler-arm64.cc385 __ Ccmp(w10, 247 - 224, ZFlag, ls); // Check for 247. in CheckNotBackReferenceIgnoreCase() local
405 __ Ccmp(current_input_offset(), 0, NoFlag, eq); in CheckNotBackReferenceIgnoreCase() local
534 __ Ccmp(current_input_offset(), 0, NoFlag, eq); in CheckNotBackReference() local
656 __ Ccmp(current_character(), 0x00A0, ZFlag, ne); in CheckSpecialCharacterClass() local
684 __ Ccmp(current_character(), 0x0D, ZFlag, ne); in CheckSpecialCharacterClass() local
688 __ Ccmp(w10, 0x2029 - 0x2028, NoFlag, ne); in CheckSpecialCharacterClass() local
701 __ Ccmp(current_character(), 0x0D, ZFlag, ne); in CheckSpecialCharacterClass() local
705 __ Ccmp(w10, 0x2029 - 0x2028, NoFlag, ne); in CheckSpecialCharacterClass() local
/third_party/vixl/benchmarks/aarch64/
Dbench-utils.cc228 __ Ccmp(PickR(size), Operand(PickR(size)), NoFlag, eq); in GenerateOperandSequence() local
/third_party/node/deps/v8/src/compiler/backend/arm64/
Dcode-generator-arm64.cc1754 __ Ccmp(i.OutputRegister(0), -1, VFlag, ge); in AssembleArchInstruction() local
1771 __ Ccmp(i.OutputRegister(0), -1, VFlag, ge); in AssembleArchInstruction() local
1781 __ Ccmp(i.OutputRegister(0), -1, ZFlag, gt); in AssembleArchInstruction() local
1790 __ Ccmp(i.OutputRegister(0), -1, ZFlag, gt); in AssembleArchInstruction() local
/third_party/vixl/test/aarch64/
Dtest-assembler-aarch64.cc5821 __ Ccmp(w16, w17, NCFlag, eq); in TEST() local
5825 __ Ccmp(w16, w17, NCFlag, ne); in TEST() local
5872 __ Ccmp(w20, Operand(0x12345678), NZCVFlag, eq); in TEST() local
5876 __ Ccmp(x20, Operand(0xffffffffffffffff), NZCVFlag, eq); in TEST() local
5900 __ Ccmp(w20, Operand(w21, LSL, 1), NZCVFlag, eq); in TEST() local
5904 __ Ccmp(x22, Operand(x23, SXTB, 0), NZCVFlag, eq); in TEST() local
5908 __ Ccmp(x24, Operand(x23, SXTB, 1), NZCVFlag, eq); in TEST() local
5912 __ Ccmp(x24, Operand(x23, UXTB, 1), NZCVFlag, eq); in TEST() local
5916 __ Ccmp(x24, Operand(x23, UXTB, 1), NZCVFlag, ne); in TEST() local
Dtest-assembler-neon-aarch64.cc7673 __ Ccmp(loaded_high64, ref_high64, NoFlag, eq); in TEST() local
/third_party/node/deps/v8/src/codegen/arm64/
Dmacro-assembler-arm64-inl.h85 void TurboAssembler::Ccmp(const Register& rn, const Operand& operand, in Ccmp() function
/third_party/vixl/src/aarch64/
Dmacro-assembler-aarch64.cc1233 void MacroAssembler::Ccmp(const Register& rn, in Emit() function in vixl::aarch64::MacroAssembler