| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_reg_type.c | 92 enum hw_reg_type reg_type; member
239 enum hw_3src_reg_type reg_type; member
|
| D | brw_fs_nir.cpp | 322 const brw_reg_type reg_type = reg->bit_size == 8 ? BRW_REGISTER_TYPE_B : in nir_emit_impl() local
2026 const brw_reg_type reg_type = in nir_emit_load_const() local
2073 const brw_reg_type reg_type = in get_nir_src() local
2122 const brw_reg_type reg_type = in get_nir_dest() local
|
| /third_party/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_flow.h | 75 LLVMTypeRef reg_type; member
|
| D | lp_bld_ir_common.c | 279 LLVMTypeRef reg_type = LLVMIntTypeInContext(gallivm->context, in lp_exec_endloop() local
|
| /third_party/mesa3d/src/freedreno/ir3/ |
| D | ir3_shader.c | 691 const char *reg_type = (r & HALF_REG_ID) ? "hr" : "r"; in dump_reg() local
833 const char *reg_type = so->outputs[i].half ? "hr" : "r"; in ir3_shader_disasm() local
|
| /third_party/cups-filters/utils/ |
| D | driverless.c | 75 *reg_type = NULL, in listPrintersInArray() local
|
| /third_party/mesa3d/src/intel/tools/ |
| D | i965_gram.y | 351 enum brw_reg_type reg_type; member
|
| /third_party/protobuf/src/google/protobuf/ |
| D | repeated_field.h | 136 #define PROTO_MEMSWAP_DEF_SIZE(reg_type, max_size) \ argument
|
| /third_party/cups-filters/cupsfilters/ |
| D | ipp.c | 488 *reg_type, in ippfind_based_uri_converter() local
|
| /third_party/mesa3d/src/gallium/drivers/etnaviv/ |
| D | etnaviv_compiler_nir.h | 257 enum reg_type { enum
|
| /third_party/skia/third_party/externals/swiftshader/third_party/SPIRV-Tools/source/opt/ |
| D | ir_context.cpp | 799 analysis::Type* reg_type; in GetBuiltinInputVarId() local
|
| /third_party/skia/third_party/externals/spirv-tools/source/opt/ |
| D | ir_context.cpp | 799 analysis::Type* reg_type; in GetBuiltinInputVarId() local
|
| /third_party/spirv-tools/source/opt/ |
| D | ir_context.cpp | 860 analysis::Type* reg_type; in GetBuiltinInputVarId() local
|
| /third_party/node/deps/v8/src/diagnostics/arm64/ |
| D | disasm-arm64.cc | 3785 CPURegister::RegisterType reg_type; in SubstituteRegisterField() local
4244 char reg_type = ((ext == UXTW) || (ext == SXTW)) ? 'w' : 'x'; in SubstituteLSRegOffsetField() local
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| D | assembler-arm.cc | 3004 static void SplitRegCode(VFPType reg_type, int reg_code, int* vm, int* m) { in SplitRegCode()
3958 static Instr EncodeNeonDupOp(NeonSize size, NeonRegType reg_type, int dst_code, in EncodeNeonDupOp()
4071 static Instr EncodeNeonUnaryOp(UnaryOp op, NeonRegType reg_type, NeonSize size, in EncodeNeonUnaryOp()
4220 static Instr EncodeNeonBinaryBitwiseOp(BinaryBitwiseOp op, NeonRegType reg_type, in EncodeNeonBinaryBitwiseOp()
4603 NeonRegType reg_type, int dst_code, in EncodeNeonShiftRegisterOp()
4621 NeonRegType reg_type, int dst_code, int src_code, in EncodeNeonShiftOp()
|
| /third_party/vixl/src/aarch64/ |
| D | disasm-aarch64.cc | 6216 CPURegister::RegisterType reg_type = CPURegister::kRegister; in Disassembler() local
6991 char reg_type = ((ext == UXTW) || (ext == SXTW)) ? 'w' : 'x'; in Disassembler() local
|
| /third_party/mesa3d/src/amd/compiler/ |
| D | aco_instruction_selection.cpp | 4182 RegType reg_type = RegType::sgpr; in emit_load() local
5012 create_vec_from_array(isel_context* ctx, Temp arr[], unsigned cnt, RegType reg_type, in create_vec_from_array()
|
| /third_party/wpa_supplicant/wpa_supplicant-2.9/src/drivers/ |
| D | driver.h | 96 enum reg_type { enum
|
| /third_party/wpa_supplicant/wpa_supplicant-2.9_standard/src/drivers/ |
| D | driver.h | 96 enum reg_type { enum
|