Home
last modified time | relevance | path

Searched +full:0 +full:x2fff0000 (Results 1 – 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pci/
Duniphier-pcie.txt52 reg = <0x66000000 0x1000>, <0x66010000 0x10000>,
53 <0x2fff0000 0x10000>;
60 bus-range = <0x0 0xff>;
64 <0x81000000 0 0x00000000 0x2ffe0000 0 0x00010000
66 0x82000000 0 0x00000000 0x20000000 0 0x0ffe0000>;
69 interrupts = <0 224 4>, <0 225 4>;
70 interrupt-map-mask = <0 0 0 7>;
71 interrupt-map = <0 0 0 1 &pcie_intc 0>, /* INTA */
72 <0 0 0 2 &pcie_intc 1>, /* INTB */
73 <0 0 0 3 &pcie_intc 2>, /* INTC */
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/pci/
Dsocionext,uniphier-pcie.yaml88 reg = <0x66000000 0x1000>, <0x66010000 0x10000>, <0x2fff0000 0x10000>;
95 bus-range = <0x0 0xff>;
97 ranges = <0x81000000 0 0x00000000 0x2ffe0000 0 0x00010000>,
98 <0x82000000 0 0x00000000 0x20000000 0 0x0ffe0000>;
104 interrupts = <0 224 4>, <0 225 4>;
105 interrupt-map-mask = <0 0 0 7>;
106 interrupt-map = <0 0 0 1 &pcie_intc 0>,
107 <0 0 0 2 &pcie_intc 1>,
108 <0 0 0 3 &pcie_intc 2>,
109 <0 0 0 4 &pcie_intc 3>;
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/socionext/
Duniphier-pxs3.dtsi20 #size-cells = <0>;
39 cpu0: cpu@0 {
42 reg = <0 0x000>;
52 reg = <0 0x001>;
62 reg = <0 0x002>;
72 reg = <0 0x003>;
126 #clock-cells = <0>;
181 reg = <0x0 0x81000000 0x0 0x01000000>;
186 soc@0 {
190 ranges = <0 0 0 0xffffffff>;
[all …]
Duniphier-ld20.dtsi20 #size-cells = <0>;
42 cpu0: cpu@0 {
45 reg = <0 0x000>;
55 reg = <0 0x001>;
65 reg = <0 0x100>;
75 reg = <0 0x101>;
167 #clock-cells = <0>;
222 reg = <0x0 0x81000000 0x0 0x01000000>;
227 soc@0 {
231 ranges = <0 0 0 0xffffffff>;
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/socionext/
Duniphier-pxs3.dtsi21 #size-cells = <0>;
40 cpu0: cpu@0 {
43 reg = <0 0x000>;
54 reg = <0 0x001>;
65 reg = <0 0x002>;
76 reg = <0 0x003>;
135 #clock-cells = <0>;
190 reg = <0x0 0x81000000 0x0 0x01000000>;
195 soc@0 {
199 ranges = <0 0 0 0xffffffff>;
[all …]
Duniphier-ld20.dtsi21 #size-cells = <0>;
43 cpu0: cpu@0 {
46 reg = <0 0x000>;
57 reg = <0 0x001>;
68 reg = <0 0x100>;
79 reg = <0 0x101>;
96 cluster0_opp: opp-table-0 {
180 #clock-cells = <0>;
235 reg = <0x0 0x81000000 0x0 0x01000000>;
240 soc@0 {
[all …]