Home
last modified time | relevance | path

Searched +full:0 +full:x8500 (Results 1 – 25 of 103) sorted by relevance

12345

/kernel/linux/linux-6.6/arch/arm64/boot/dts/qcom/
Dsc8280xp-pmics.dtsi14 polling-delay = <0>;
20 hysteresis = <0>;
26 hysteresis = <0>;
34 polling-delay = <0>;
40 hysteresis = <0>;
46 hysteresis = <0>;
55 pmk8280: pmic@0 {
57 reg = <0x0 SPMI_USID>;
59 #size-cells = <0>;
63 reg = <0x1300>, <0x800>;
[all …]
/kernel/linux/linux-5.10/drivers/soc/ux500/
Dux500-soc-id.c25 * @process: the manufacturing process, 0x40 is 40 nm 0x00 is "standard"
26 * @partnumber: hithereto 0x8500 for DB8500
43 return 0; in ux500_read_asicid()
57 if (rev == 0x01) in ux500_print_soc_info()
59 else if (rev >= 0xA0) in ux500_print_soc_info()
60 pr_cont("v%d.%d" , (rev >> 4) - 0xA + 1, rev & 0xf); in ux500_print_soc_info()
69 return (asicid >> 8) & 0xffff; in partnumber()
74 * DB8500ed 0x410fc090 0x9001FFF4 0x00850001
75 * DB8500v1 0x411fc091 0x9001FFF4 0x008500A0
76 * DB8500v1.1 0x411fc091 0x9001FFF4 0x008500A1
[all …]
/kernel/linux/linux-6.6/drivers/soc/ux500/
Dux500-soc-id.c25 * @process: the manufacturing process, 0x40 is 40 nm 0x00 is "standard"
26 * @partnumber: hithereto 0x8500 for DB8500
43 return 0; in ux500_read_asicid()
57 if (rev == 0x01) in ux500_print_soc_info()
59 else if (rev >= 0xA0) in ux500_print_soc_info()
60 pr_cont("v%d.%d" , (rev >> 4) - 0xA + 1, rev & 0xf); in ux500_print_soc_info()
69 return (asicid >> 8) & 0xffff; in partnumber()
74 * DB8500ed 0x410fc090 0x9001FFF4 0x00850001
75 * DB8500v1 0x411fc091 0x9001FFF4 0x008500A0
76 * DB8500v1.1 0x411fc091 0x9001FFF4 0x008500A1
[all …]
/kernel/linux/linux-6.6/arch/arm/mach-omap2/
Dprcm43xx.h15 #define AM43XX_PRM_OCP_SOCKET_INST 0x0000
16 #define AM43XX_PRM_MPU_INST 0x0300
17 #define AM43XX_PRM_GFX_INST 0x0400
18 #define AM43XX_PRM_RTC_INST 0x0500
19 #define AM43XX_PRM_TAMPER_INST 0x0600
20 #define AM43XX_PRM_CEFUSE_INST 0x0700
21 #define AM43XX_PRM_PER_INST 0x0800
22 #define AM43XX_PRM_WKUP_INST 0x2000
23 #define AM43XX_PRM_DEVICE_INST 0x4000
26 #define AM43XX_PRM_IRQSTATUS_MPU_OFFSET 0x0004
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dsocionext,uniphier-ave4.yaml93 reg = <0x65000000 0x8500>;
94 interrupts = <0 66 4>;
101 socionext,syscon-phy-mode = <&soc_glue 0>;
105 #size-cells = <0>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/
Dsocionext,uniphier-ave4.yaml120 reg = <0x65000000 0x8500>;
121 interrupts = <0 66 4>;
128 socionext,syscon-phy-mode = <&soc_glue 0>;
132 #size-cells = <0>;
/kernel/linux/linux-6.6/drivers/media/usb/gspca/
Dspca561.c37 #define Rev012A 0
64 .priv = 0},
87 .priv = 0},
112 #define SPCA561_INDEX_I2C_BASE 0x8800
113 #define SPCA561_SNAPBIT 0x20
114 #define SPCA561_SNAPCTRL 0x40
117 {0x0000, 0x8114}, /* Software GPIO output data */
118 {0x0001, 0x8114}, /* Software GPIO output data */
119 {0x0000, 0x8112}, /* Some kind of reset */
123 {0x0003, 0x8701}, /* PCLK clock delay adjustment */
[all …]
/kernel/linux/linux-5.10/drivers/media/usb/gspca/
Dspca561.c37 #define Rev012A 0
64 .priv = 0},
87 .priv = 0},
112 #define SPCA561_INDEX_I2C_BASE 0x8800
113 #define SPCA561_SNAPBIT 0x20
114 #define SPCA561_SNAPCTRL 0x40
117 {0x0000, 0x8114}, /* Software GPIO output data */
118 {0x0001, 0x8114}, /* Software GPIO output data */
119 {0x0000, 0x8112}, /* Some kind of reset */
123 {0x0003, 0x8701}, /* PCLK clock delay adjustment */
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-omap2/
Dprcm43xx.h18 #define AM43XX_PRM_OCP_SOCKET_INST 0x0000
19 #define AM43XX_PRM_MPU_INST 0x0300
20 #define AM43XX_PRM_GFX_INST 0x0400
21 #define AM43XX_PRM_RTC_INST 0x0500
22 #define AM43XX_PRM_TAMPER_INST 0x0600
23 #define AM43XX_PRM_CEFUSE_INST 0x0700
24 #define AM43XX_PRM_PER_INST 0x0800
25 #define AM43XX_PRM_WKUP_INST 0x2000
26 #define AM43XX_PRM_DEVICE_INST 0x4000
29 #define AM43XX_PRM_IRQSTATUS_MPU_OFFSET 0x0004
[all …]
/kernel/linux/linux-6.6/include/video/
Dtrident.h4 #define TRIDENTFB_DEBUG 0
20 #define CYBER9320 0x9320
21 #define CYBER9388 0x9388
22 #define CYBER9382 0x9382 /* the real PCI id for this is 9660 */
23 #define CYBER9385 0x9385 /* ditto */
24 #define CYBER9397 0x9397
25 #define CYBER9397DVD 0x939A
26 #define CYBER9520 0x9520
27 #define CYBER9525DVD 0x9525
28 #define TGUI9440 0x9440
[all …]
/kernel/linux/linux-5.10/include/video/
Dtrident.h4 #define TRIDENTFB_DEBUG 0
20 #define CYBER9320 0x9320
21 #define CYBER9388 0x9388
22 #define CYBER9382 0x9382 /* the real PCI id for this is 9660 */
23 #define CYBER9385 0x9385 /* ditto */
24 #define CYBER9397 0x9397
25 #define CYBER9397DVD 0x939A
26 #define CYBER9520 0x9520
27 #define CYBER9525DVD 0x9525
28 #define TGUI9440 0x9440
[all …]
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/
Dstv6111.c37 { 2572, 0 },
73 { 1548, 0 },
109 { 4870, 0x3000 },
110 { 4850, 0x3C00 },
111 { 4800, 0x4500 },
112 { 4750, 0x4800 },
113 { 4700, 0x4B00 },
114 { 4650, 0x4D00 },
115 { 4600, 0x4F00 },
116 { 4550, 0x5100 },
[all …]
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/
Dstv6111.c46 { 2572, 0 },
82 { 1548, 0 },
118 { 4870, 0x3000 },
119 { 4850, 0x3C00 },
120 { 4800, 0x4500 },
121 { 4750, 0x4800 },
122 { 4700, 0x4B00 },
123 { 4650, 0x4D00 },
124 { 4600, 0x4F00 },
125 { 4550, 0x5100 },
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/
Dvlv_suspend.c117 /* GAM 0x4000-0x4770 */ in vlv_save_gunit_s0ix_state()
124 for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) in vlv_save_gunit_s0ix_state()
137 /* MBC 0x9024-0x91D0, 0x8500 */ in vlv_save_gunit_s0ix_state()
142 /* GCP 0x9400-0x9424, 0x8100-0x810C */ in vlv_save_gunit_s0ix_state()
150 /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ in vlv_save_gunit_s0ix_state()
162 /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ in vlv_save_gunit_s0ix_state()
168 for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) in vlv_save_gunit_s0ix_state()
171 /* GT SA CZ domain, 0x100000-0x138124 */ in vlv_save_gunit_s0ix_state()
178 /* Gunit-Display CZ domain, 0x182028-0x1821CF */ in vlv_save_gunit_s0ix_state()
186 * DFT, 0x9800-0x9EC0 in vlv_save_gunit_s0ix_state()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/
Dvlv_suspend.c114 /* GAM 0x4000-0x4770 */ in vlv_save_gunit_s0ix_state()
121 for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) in vlv_save_gunit_s0ix_state()
134 /* MBC 0x9024-0x91D0, 0x8500 */ in vlv_save_gunit_s0ix_state()
139 /* GCP 0x9400-0x9424, 0x8100-0x810C */ in vlv_save_gunit_s0ix_state()
147 /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ in vlv_save_gunit_s0ix_state()
159 /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ in vlv_save_gunit_s0ix_state()
165 for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) in vlv_save_gunit_s0ix_state()
168 /* GT SA CZ domain, 0x100000-0x138124 */ in vlv_save_gunit_s0ix_state()
175 /* Gunit-Display CZ domain, 0x182028-0x1821CF */ in vlv_save_gunit_s0ix_state()
183 * DFT, 0x9800-0x9EC0 in vlv_save_gunit_s0ix_state()
[all …]
/kernel/linux/linux-6.6/arch/powerpc/boot/dts/
Dep8248e.dts26 #size-cells = <0>;
28 PowerPC,8248@0 {
30 reg = <0>;
35 timebase-frequency = <0>;
36 clock-frequency = <0>;
46 reg = <0xf0010100 0x40>;
48 ranges = <0 0 0xfc000000 0x04000000
49 1 0 0xfa000000 0x00008000>;
51 flash@0,3800000 {
53 reg = <0 0x3800000 0x800000>;
[all …]
Dmgcoge.dts23 #size-cells = <0>;
25 PowerPC,8247@0 {
27 reg = <0>;
32 timebase-frequency = <0>; /* Filled in by U-Boot */
33 clock-frequency = <0>; /* Filled in by U-Boot */
34 bus-frequency = <0>; /* Filled in by U-Boot */
44 reg = <0xf0010100 0x40>;
46 ranges = <0 0 0xfe000000 0x00400000
47 1 0 0x30000000 0x00010000
48 2 0 0x40000000 0x00010000
[all …]
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/
Dep8248e.dts26 #size-cells = <0>;
28 PowerPC,8248@0 {
30 reg = <0>;
35 timebase-frequency = <0>;
36 clock-frequency = <0>;
46 reg = <0xf0010100 0x40>;
48 ranges = <0 0 0xfc000000 0x04000000
49 1 0 0xfa000000 0x00008000>;
51 flash@0,3800000 {
53 reg = <0 0x3800000 0x800000>;
[all …]
Dpq2fads.dts26 #size-cells = <0>;
28 cpu@0 {
30 reg = <0x0>;
35 timebase-frequency = <0>;
36 clock-frequency = <0>;
42 reg = <0x0 0x0>;
50 reg = <0xf0010100 0x60>;
52 ranges = <0x0 0x0 0xff800000 0x800000
53 0x1 0x0 0xf4500000 0x8000
54 0x8 0x0 0xf8200000 0x8000>;
[all …]
Dmpc8272ads.dts25 #size-cells = <0>;
27 PowerPC,8272@0 {
29 reg = <0x0>;
34 timebase-frequency = <0>;
35 bus-frequency = <0>;
36 clock-frequency = <0>;
42 reg = <0x0 0x0>;
50 reg = <0xf0010100 0x40>;
52 ranges = <0x0 0x0 0xff800000 0x00800000
53 0x1 0x0 0xf4500000 0x8000
[all …]
/kernel/linux/linux-6.6/drivers/clk/imx/
Dclk-imx93.c58 { IMX93_CLK_A55_PERIPH, "a55_periph_root", 0x0000, FAST_SEL, CLK_IS_CRITICAL },
59 { IMX93_CLK_A55_MTR_BUS, "a55_mtr_bus_root", 0x0080, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL },
60 { IMX93_CLK_A55, "a55_alt_root", 0x0100, FAST_SEL, CLK_IS_CRITICAL },
61 { IMX93_CLK_M33, "m33_root", 0x0180, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL },
62 { IMX93_CLK_BUS_WAKEUP, "bus_wakeup_root", 0x0280, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL },
63 { IMX93_CLK_BUS_AON, "bus_aon_root", 0x0300, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL },
64 { IMX93_CLK_WAKEUP_AXI, "wakeup_axi_root", 0x0380, FAST_SEL, CLK_IS_CRITICAL },
65 { IMX93_CLK_SWO_TRACE, "swo_trace_root", 0x0400, LOW_SPEED_IO_SEL, },
66 { IMX93_CLK_M33_SYSTICK, "m33_systick_root", 0x0480, LOW_SPEED_IO_SEL, },
67 { IMX93_CLK_FLEXIO1, "flexio1_root", 0x0500, LOW_SPEED_IO_SEL, },
[all …]
/kernel/linux/linux-5.10/arch/powerpc/sysdev/
Dfsl_pci.c55 if ((hdr_type & 0x7f) != PCI_HEADER_TYPE_BRIDGE) in quirk_fsl_pcie_early()
68 u32 val = 0; in fsl_pcie_check_link()
72 __indirect_read_config(hose, hose->first_busno, 0, in fsl_pcie_check_link()
75 early_read_config_dword(hose, 0, 0, PCIE_LTSSM, &val); in fsl_pcie_check_link()
87 return 0; in fsl_pcie_check_link()
138 dev->bus_dma_limit = 0; in fsl_pci_dma_set_mask()
150 u32 flags = 0x80044000; /* enable & mem R/W */ in setup_one_atmu()
153 pr_debug("PCI MEM resource start 0x%016llx, size 0x%016llx.\n", in setup_one_atmu()
157 flags |= 0x10000000; /* enable relaxed ordering */ in setup_one_atmu()
159 for (i = 0; size > 0; i++) { in setup_one_atmu()
[all …]
/kernel/linux/linux-6.6/arch/powerpc/sysdev/
Dfsl_pci.c57 if ((hdr_type & 0x7f) != PCI_HEADER_TYPE_BRIDGE) in quirk_fsl_pcie_early()
70 u32 val = 0; in fsl_pcie_check_link()
74 __indirect_read_config(hose, hose->first_busno, 0, in fsl_pcie_check_link()
77 early_read_config_dword(hose, 0, 0, PCIE_LTSSM, &val); in fsl_pcie_check_link()
89 return 0; in fsl_pcie_check_link()
140 dev->bus_dma_limit = 0; in fsl_pci_dma_set_mask()
152 u32 flags = 0x80044000; /* enable & mem R/W */ in setup_one_atmu()
155 pr_debug("PCI MEM resource start 0x%016llx, size 0x%016llx.\n", in setup_one_atmu()
159 flags |= 0x10000000; /* enable relaxed ordering */ in setup_one_atmu()
161 for (i = 0; size > 0; i++) { in setup_one_atmu()
[all …]
/kernel/linux/linux-6.6/drivers/net/usb/
Dsr9800.h16 #define SR_CMD_SET_SW_MII 0x06
18 #define SR_CMD_READ_MII_REG 0x07
20 #define SR_CMD_WRITE_MII_REG 0x08
22 #define SR_CMD_SET_HW_MII 0x0a
24 #define SR_CMD_READ_EEPROM 0x0b
26 #define SR_CMD_WRITE_EEPROM 0x0c
28 #define SR_CMD_WRITE_ENABLE 0x0d
30 #define SR_CMD_WRITE_DISABLE 0x0e
32 #define SR_CMD_READ_RX_CTL 0x0f
33 #define SR_RX_CTL_PRO (1 << 0)
[all …]
/kernel/linux/linux-5.10/drivers/net/usb/
Dsr9800.h16 #define SR_CMD_SET_SW_MII 0x06
18 #define SR_CMD_READ_MII_REG 0x07
20 #define SR_CMD_WRITE_MII_REG 0x08
22 #define SR_CMD_SET_HW_MII 0x0a
24 #define SR_CMD_READ_EEPROM 0x0b
26 #define SR_CMD_WRITE_EEPROM 0x0c
28 #define SR_CMD_WRITE_ENABLE 0x0d
30 #define SR_CMD_WRITE_DISABLE 0x0e
32 #define SR_CMD_READ_RX_CTL 0x0f
33 #define SR_RX_CTL_PRO (1 << 0)
[all …]

12345