Searched +full:0 +full:xe0000 (Results 1 – 25 of 255) sorted by relevance
1234567891011
8 u-boot@0 {9 reg = <0x0 0xe0000>; // 896KB14 reg = <0xe0000 0x20000>; // 128KB19 reg = <0x100000 0x900000>; // 9MB24 reg = <0xa00000 0x5600000>; // 86MB29 reg = <0x6000000 0x2000000>; // 32MB
11 u-boot@0 {12 reg = <0x0 0xe0000>; // 896KB17 reg = <0xe0000 0x20000>; // 128KB22 reg = <0x100000 0x900000>; // 9MB27 reg = <0xa00000 0x2000000>; // 32MB32 reg = <0x2a00000 0x1600000>; // 22MB
12 u-boot@0 {13 reg = <0x0 0xe0000>;21 reg = <0xe0000 0x10000>;30 reg = <0xf0000 0x10000>;38 reg = <0x100000 0x7700000>;47 reg = <0x7800000 0x800000>;56 flash0@0 {57 reg = <0x0 0x8000000>;
13 reg = <0x00000000 0x10000000>;62 #size-cells = <0>;63 pinctrl-0 = <&pmx_button_reset &pmx_button_usb_copy>;80 pinctrl-0 = <&pmx_led_os_red &pmx_led_os_green101 pinctrl-0 = <&pmx_power_off>;110 partition@0 {112 reg = <0x0000000 0xe0000>;117 reg = <0xe0000 0x20000>;122 reg = <0x0100000 0x600000>;127 reg = <0x0700000 0xf900000>;[all …]
22 reg = <0x80000000 0x80000000>;29 ethphy1: ethernet-phy@0 {31 reg = <0>;38 ethphy2: ethernet-phy@0 {40 reg = <0>;47 ethphy3: ethernet-phy@0 {49 reg = <0>;60 pinctrl-0 = <&pinctrl_rgmii2_default>;70 pinctrl-0 = <&pinctrl_rgmii3_default>;80 pinctrl-0 = <&pinctrl_rgmii4_default>;[all …]
19 reg = <0x18000 0x20>;24 reg = <0xe0000 0x2000>;
25 reg = <0xe0000 0x2000>;
33 /* MC34VR500 DC/DC regulator at 0x8, managed by PMIC */34 /* On-board PMC at 0x11 */38 reg = <0x4c>;44 reg = <0x51>;50 reg = <0x54>;59 reg = <0x8>;67 qflash0: flash@0 {74 reg = <0>;81 uboot@0 {83 reg = <0x0 0xe0000>;[all …]
14 * e0000000 @runtime 128M PCIe-0 Memory space18 * f2000000 fee00000 1M PCIe-0 I/O space22 #define DOVE_CESA_PHYS_BASE 0xc800000023 #define DOVE_CESA_VIRT_BASE IOMEM(0xfdb00000)26 #define DOVE_PCIE0_MEM_PHYS_BASE 0xe000000029 #define DOVE_PCIE1_MEM_PHYS_BASE 0xe800000032 #define DOVE_BOOTROM_PHYS_BASE 0xf800000035 #define DOVE_SCRATCHPAD_PHYS_BASE 0xf000000036 #define DOVE_SCRATCHPAD_VIRT_BASE IOMEM(0xfdd00000)39 #define DOVE_SB_REGS_PHYS_BASE 0xf1000000[all …]
19 * e0000000 @runtime 128M PCIe-0 Memory space23 * f2000000 fee00000 1M PCIe-0 I/O space27 #define DOVE_CESA_PHYS_BASE 0xc800000028 #define DOVE_CESA_VIRT_BASE IOMEM(0xfdb00000)31 #define DOVE_PCIE0_MEM_PHYS_BASE 0xe000000034 #define DOVE_PCIE1_MEM_PHYS_BASE 0xe800000037 #define DOVE_BOOTROM_PHYS_BASE 0xf800000040 #define DOVE_SCRATCHPAD_PHYS_BASE 0xf000000041 #define DOVE_SCRATCHPAD_VIRT_BASE IOMEM(0xfdd00000)44 #define DOVE_SB_REGS_PHYS_BASE 0xf1000000[all …]
3 * QorIQ FMan v3 1g port #0 device tree11 cell-index = <0x8>;13 reg = <0x88000 0x1000>;17 cell-index = <0x28>;19 reg = <0xa8000 0x1000>;23 cell-index = <0>;25 reg = <0xe0000 0x1000>;33 #size-cells = <0>;35 reg = <0xe1000 0x1000>;37 pcsphy0: ethernet-phy@0 {[all …]
18 #define BIOS32_SIGNATURE (('_' << 0) + ('3' << 8) + ('2' << 16) + ('_' << 24))21 #define PCI_SIGNATURE (('P' << 0) + ('C' << 8) + ('I' << 16) + (' ' << 24))24 #define PCI_SERVICE (('$' << 0) + ('P' << 8) + ('C' << 16) + ('I' << 24))27 #define PCIBIOS_HW_TYPE1 0x0128 #define PCIBIOS_HW_TYPE2 0x0229 #define PCIBIOS_HW_TYPE1_SPEC 0x1030 #define PCIBIOS_HW_TYPE2_SPEC 0x2038 * We could make the 0xe0000-0x100000 range rox, but this can break67 unsigned char revision; /* Revision level, 0 */85 } bios32_indirect __initdata = { 0, __KERNEL_CS };[all …]
3 * QorIQ FMan v3 10g port #2 device tree stub [ controller @ offset 0x400000 ]11 cell-index = <0x8>;13 reg = <0x88000 0x1000>;18 cell-index = <0x28>;20 reg = <0xa8000 0x1000>;25 cell-index = <0>;27 reg = <0xe0000 0x1000>;35 #size-cells = <0>;37 reg = <0xe1000 0x1000>;40 pcsphy0: ethernet-phy@0 {[all …]
37 with the rmtfs region for the Hexagon DSP (id #1) located at 0x86700000.46 reg = <0x0 0x86700000 0x0 0xe0000>;
3 * QorIQ FMan v3 10g port #2 device tree stub [ controller @ offset 0x400000 ]11 cell-index = <0x8>;13 reg = <0x88000 0x1000>;18 cell-index = <0x28>;20 reg = <0xa8000 0x1000>;25 cell-index = <0>;27 reg = <0xe0000 0x1000>;36 #size-cells = <0>;38 reg = <0xe1000 0x1000>;41 pcsphy0: ethernet-phy@0 {[all …]
40 reg = <0xe0000 0xe00>;
50 reg = <0x86700000 0xe0000>;