Home
last modified time | relevance | path

Searched +full:2 +full:c400000 (Results 1 – 22 of 22) sorted by relevance

/kernel/linux/linux-5.10/arch/arm/boot/dts/
Ds3c64xx.dtsi67 clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
78 clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
84 sdhci2: sdhci@7c400000 {
89 clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
184 <2 &vic1 0>,
193 interrupts = <0>, <1>, <2>, <3>;
Dspear1310.dtsi23 #gpio-cells = <2>;
48 phy-id = <2>;
91 #size-cells = <2>;
110 #size-cells = <2>;
129 #size-cells = <2>;
137 gmac1: eth@5c400000 {
298 #gpio-cells = <2>;
/kernel/linux/linux-6.6/arch/arm/boot/dts/samsung/
Ds3c64xx.dtsi67 clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
78 clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
84 sdhci2: mmc@7c400000 {
89 clock-names = "hsmmc", "mmc_busclk.0", "mmc_busclk.2";
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/
Darm,gic-v3.yaml33 enum: [ 0, 1, 2 ]
35 enum: [ 1, 2 ]
47 interrupts, 2 for interrupts in the Extended SPI range, 3 for the
50 The 2nd cell contains the interrupt number for the interrupt type.
82 minItems: 2
117 minItems: 2
118 maxItems: 2
128 maxItems: 2
189 minItems: 2
190 maxItems: 2
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/interrupt-controller/
Darm,gic-v3.yaml33 enum: [ 0, 1, 2 ]
35 enum: [ 1, 2 ]
47 interrupts, 2 for interrupts in the Extended SPI range, 3 for the
50 The 2nd cell contains the interrupt number for the interrupt type.
86 minItems: 2
127 minItems: 2
128 maxItems: 2
138 maxItems: 2
227 minItems: 2
228 maxItems: 2
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/qcom/
Dqcom-sdx65-mtp.dts31 mpss_dsm: memory@8c400000 {
300 drive-strength = <2>;
307 drive-strength = <2>;
314 drive-strength = <2>;
/kernel/linux/linux-6.6/arch/arm/boot/dts/st/
Dspear1310.dtsi23 #gpio-cells = <2>;
48 phy-id = <2>;
89 #size-cells = <2>;
106 #size-cells = <2>;
123 #size-cells = <2>;
131 gmac1: eth@5c400000 {
292 #gpio-cells = <2>;
/kernel/linux/linux-6.6/arch/arm64/boot/dts/qcom/
Dsdm845-lg-common.dtsi31 #address-cells = <2>;
32 #size-cells = <2>;
37 #address-cells = <2>;
38 #size-cells = <2>;
51 ipa_fw_mem: memory@8c400000 {
199 vin-lvs-1-2-supply = <&vreg_s4a_1p8>;
436 regulators-2 {
Dsdm850-samsung-w737.dts43 #address-cells = <2>;
44 #size-cells = <2>;
75 wlan_msa_mem: memory@8c400000 {
404 drive-strength = <2>;
409 drive-strength = <2>;
414 drive-strength = <2>;
435 dai@2 {
436 reg = <2>;
515 sound-dai = <&wcd9340 2>;
533 drive-strength = <2>;
[all …]
Dsdm850-lenovo-yoga-c630.dts63 wlan_msa_mem: memory@8c400000 {
389 tsc2: hid@2c {
418 sn65dsi86: bridge@2c {
506 data-lanes = <0 1 2 3>;
533 drive-strength = <2>;
538 drive-strength = <2>;
559 dai@2 {
560 reg = <2>;
639 sound-dai = <&wcd9340 2>;
650 drive-strength = <2>;
[all …]
Dsdx75.dtsi17 #address-cells = <2>;
18 #size-cells = <2>;
38 #address-cells = <2>;
56 cache-level = <2>;
82 cache-level = <2>;
103 cache-level = <2>;
124 cache-level = <2>;
190 CLUSTER_SLEEP_2: cluster-sleep-2 {
251 #address-cells = <2>;
252 #size-cells = <2>;
[all …]
Dqdu1000.dtsi17 #address-cells = <2>;
18 #size-cells = <2>;
23 #address-cells = <2>;
38 cache-level = <2>;
61 cache-level = <2>;
79 cache-level = <2>;
97 cache-level = <2>;
164 #interconnect-cells = <2>;
170 #interconnect-cells = <2>;
219 #address-cells = <2>;
[all …]
Dsm8550.dtsi28 #address-cells = <2>;
29 #size-cells = <2>;
49 clock-div = <2>;
57 clock-div = <2>;
67 #address-cells = <2>;
82 #cooling-cells = <2>;
85 cache-level = <2>;
108 #cooling-cells = <2>;
111 cache-level = <2>;
129 #cooling-cells = <2>;
[all …]
Dsm8450.dtsi28 #address-cells = <2>;
29 #size-cells = <2>;
48 #address-cells = <2>;
60 #cooling-cells = <2>;
64 cache-level = <2>;
84 #cooling-cells = <2>;
88 cache-level = <2>;
103 #cooling-cells = <2>;
107 cache-level = <2>;
122 #cooling-cells = <2>;
[all …]
Dsdm845.dtsi33 #address-cells = <2>;
34 #size-cells = <2>;
89 #address-cells = <2>;
106 #cooling-cells = <2>;
110 cache-level = <2>;
135 #cooling-cells = <2>;
139 cache-level = <2>;
159 #cooling-cells = <2>;
163 cache-level = <2>;
181 #cooling-cells = <2>;
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/apm/
Dapm-shadowcat.dtsi11 #address-cells = <2>;
12 #size-cells = <2>;
15 #address-cells = <2>;
100 cache-level = <2>;
105 cache-level = <2>;
108 xgene_L2_2: l2-cache-2 {
110 cache-level = <2>;
115 cache-level = <2>;
123 #address-cells = <2>;
124 #size-cells = <2>;
[all …]
Dapm-storm.dtsi11 #address-cells = <2>;
12 #size-cells = <2>;
15 #address-cells = <2>;
84 cache-level = <2>;
89 cache-level = <2>;
92 xgene_L2_2: l2-cache-2 {
94 cache-level = <2>;
99 cache-level = <2>;
131 #address-cells = <2>;
132 #size-cells = <2>;
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/apm/
Dapm-shadowcat.dtsi11 #address-cells = <2>;
12 #size-cells = <2>;
15 #address-cells = <2>;
104 xgene_L2_2: l2-cache-2 {
115 #address-cells = <2>;
116 #size-cells = <2>;
222 #address-cells = <2>;
223 #size-cells = <2>;
227 #address-cells = <2>;
228 #size-cells = <2>;
[all …]
Dapm-storm.dtsi11 #address-cells = <2>;
12 #size-cells = <2>;
15 #address-cells = <2>;
88 xgene_L2_2: l2-cache-2 {
123 #address-cells = <2>;
124 #size-cells = <2>;
129 #address-cells = <2>;
130 #size-cells = <2>;
165 clock-div = <2>;
480 #address-cells = <2>;
[all …]
/kernel/linux/linux-5.10/drivers/clk/spear/
Dspear1310_clock.c10 * License version 2. This program is licensed "as is" without any
26 #define SPEAR1310_RAS_SYNT2_3_CLK_MASK 2
28 #define SPEAR1310_RAS_SYNT_CLK_MASK 2
30 #define SPEAR1310_PLL_CLK_MASK 2
54 #define SPEAR1310_UART_CLK_SYNT_VAL 2
55 #define SPEAR1310_UART_CLK_MASK 2
60 #define SPEAR1310_CLCD_CLK_MASK 2
61 #define SPEAR1310_CLCD_CLK_SHIFT 2
70 #define SPEAR1310_GMAC_PHY_INPUT_CLK_MASK 2
87 #define SPEAR1310_I2S_REF_SHIFT 2
[all …]
/kernel/linux/linux-6.6/drivers/clk/spear/
Dspear1310_clock.c23 #define SPEAR1310_RAS_SYNT2_3_CLK_MASK 2
25 #define SPEAR1310_RAS_SYNT_CLK_MASK 2
27 #define SPEAR1310_PLL_CLK_MASK 2
51 #define SPEAR1310_UART_CLK_SYNT_VAL 2
52 #define SPEAR1310_UART_CLK_MASK 2
57 #define SPEAR1310_CLCD_CLK_MASK 2
58 #define SPEAR1310_CLCD_CLK_SHIFT 2
67 #define SPEAR1310_GMAC_PHY_INPUT_CLK_MASK 2
84 #define SPEAR1310_I2S_REF_SHIFT 2
85 #define SPEAR1310_I2S_SRC_CLK_MASK 2
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/
Dsdm845.dtsi30 #address-cells = <2>;
31 #size-cells = <2>;
77 #address-cells = <2>;
78 #size-cells = <2>;
131 ipa_fw_mem: memory@8c400000 {
188 #address-cells = <2>;
205 #cooling-cells = <2>;
230 #cooling-cells = <2>;
252 #cooling-cells = <2>;
274 #cooling-cells = <2>;
[all …]