| /kernel/linux/linux-5.10/drivers/misc/habanalabs/include/goya/asic_reg/ |
| D | goya_blocks.h | 21 #define PCI_RD_REGULATOR_SECTION 0x1000 30 #define MME1_RD_REGULATOR_SECTION 0x1000 39 #define MME2_RD_REGULATOR_SECTION 0x1000 48 #define MME3_RD_REGULATOR_SECTION 0x1000 57 #define MME_QM_SECTION 0x1000 60 #define MME_CMDQ_SECTION 0x1000 63 #define ACC_MS_ECC_MEM_0_SECTION 0x1000 66 #define ACC_MS_ECC_MEM_1_SECTION 0x1000 69 #define ACC_MS_ECC_MEM_2_SECTION 0x1000 72 #define ACC_MS_ECC_MEM_3_SECTION 0x1000 [all …]
|
| /kernel/linux/linux-6.6/drivers/accel/habanalabs/include/goya/asic_reg/ |
| D | goya_blocks.h | 21 #define PCI_RD_REGULATOR_SECTION 0x1000 30 #define MME1_RD_REGULATOR_SECTION 0x1000 39 #define MME2_RD_REGULATOR_SECTION 0x1000 48 #define MME3_RD_REGULATOR_SECTION 0x1000 57 #define MME_QM_SECTION 0x1000 60 #define MME_CMDQ_SECTION 0x1000 63 #define ACC_MS_ECC_MEM_0_SECTION 0x1000 66 #define ACC_MS_ECC_MEM_1_SECTION 0x1000 69 #define ACC_MS_ECC_MEM_2_SECTION 0x1000 72 #define ACC_MS_ECC_MEM_3_SECTION 0x1000 [all …]
|
| /kernel/linux/linux-5.10/drivers/misc/habanalabs/include/gaudi/asic_reg/ |
| D | gaudi_blocks.h | 23 #define MME0_SBAB_SECTION 0x1000 188 #define MME1_SBAB_SECTION 0x1000 353 #define MME2_SBAB_SECTION 0x1000 518 #define MME3_SBAB_SECTION 0x1000 680 #define SRAM_Y0_X0_BANK_SECTION 0x1000 686 #define SRAM_Y0_X1_BANK_SECTION 0x1000 692 #define SRAM_Y0_X2_BANK_SECTION 0x1000 698 #define SRAM_Y0_X3_BANK_SECTION 0x1000 704 #define SRAM_Y0_X4_BANK_SECTION 0x1000 710 #define SRAM_Y0_X5_BANK_SECTION 0x1000 [all …]
|
| /kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi/asic_reg/ |
| D | gaudi_blocks.h | 23 #define MME0_SBAB_SECTION 0x1000 188 #define MME1_SBAB_SECTION 0x1000 353 #define MME2_SBAB_SECTION 0x1000 518 #define MME3_SBAB_SECTION 0x1000 680 #define SRAM_Y0_X0_BANK_SECTION 0x1000 686 #define SRAM_Y0_X1_BANK_SECTION 0x1000 692 #define SRAM_Y0_X2_BANK_SECTION 0x1000 698 #define SRAM_Y0_X3_BANK_SECTION 0x1000 704 #define SRAM_Y0_X4_BANK_SECTION 0x1000 710 #define SRAM_Y0_X5_BANK_SECTION 0x1000 [all …]
|
| /kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi2/asic_reg/ |
| D | gaudi2_blocks_linux_driver.h | 17 #define DCORE0_TPC0_ROM_TABLE_MAX_OFFSET 0x1000 18 #define DCORE0_TPC0_ROM_TABLE_SECTION 0x1000 20 #define DCORE0_TPC0_EML_SPMU_MAX_OFFSET 0x1000 21 #define DCORE0_TPC0_EML_SPMU_SECTION 0x1000 23 #define DCORE0_TPC0_EML_ETF_MAX_OFFSET 0x1000 24 #define DCORE0_TPC0_EML_ETF_SECTION 0x1000 26 #define DCORE0_TPC0_EML_STM_MAX_OFFSET 0x1000 29 #define DCORE0_TPC0_EML_CTI_MAX_OFFSET 0x1000 30 #define DCORE0_TPC0_EML_CTI_SECTION 0x1000 32 #define DCORE0_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000 [all …]
|
| /kernel/linux/linux-6.6/sound/soc/qcom/ |
| D | lpass-sc7280.c | 256 .i2sctrl_reg_base = 0x1000, 257 .i2sctrl_reg_stride = 0x1000, 260 .irq_reg_stride = 0x1000, 263 .rdma_reg_stride = 0x1000, 266 .rxtx_rdma_reg_stride = 0x1000, 269 .hdmi_rdma_reg_stride = 0x1000, 273 .wrdma_reg_stride = 0x1000, 277 .rxtx_irq_reg_stride = 0x1000, 280 .rxtx_wrdma_reg_stride = 0x1000, 284 .va_wrdma_reg_stride = 0x1000, [all …]
|
| D | lpass-sc7180.c | 183 .i2sctrl_reg_base = 0x1000, 184 .i2sctrl_reg_stride = 0x1000, 187 .irq_reg_stride = 0x1000, 190 .rdma_reg_stride = 0x1000, 193 .hdmi_rdma_reg_stride = 0x1000, 197 .wrdma_reg_stride = 0x1000, 201 .loopback = REG_FIELD_ID(0x1000, 17, 17, 3, 0x1000), 202 .spken = REG_FIELD_ID(0x1000, 16, 16, 3, 0x1000), 203 .spkmode = REG_FIELD_ID(0x1000, 11, 15, 3, 0x1000), 204 .spkmono = REG_FIELD_ID(0x1000, 10, 10, 3, 0x1000), [all …]
|
| D | lpass-apq8016.c | 227 .i2sctrl_reg_base = 0x1000, 228 .i2sctrl_reg_stride = 0x1000, 231 .irq_reg_stride = 0x1000, 234 .rdma_reg_stride = 0x1000, 238 .wrdma_reg_stride = 0x1000, 241 .loopback = REG_FIELD_ID(0x1000, 15, 15, 4, 0x1000), 242 .spken = REG_FIELD_ID(0x1000, 14, 14, 4, 0x1000), 243 .spkmode = REG_FIELD_ID(0x1000, 10, 13, 4, 0x1000), 244 .spkmono = REG_FIELD_ID(0x1000, 9, 9, 4, 0x1000), 245 .micen = REG_FIELD_ID(0x1000, 8, 8, 4, 0x1000), [all …]
|
| /kernel/linux/linux-6.6/arch/powerpc/boot/dts/fsl/ |
| D | t4240si-post.dtsi | 193 reg = <0x0 0x1000>; 197 reg = <0x1000 0x1000 0x1002000 0x10000>; 201 reg = <0x2000 0x1000>; 205 reg = <0x8000 0x1000 0x1A000 0x1000>; 209 reg = <0x9000 0x1000>; 213 reg = <0x11000 0x1000>; 218 reg = <0x12000 0x1000>; 223 reg = <0x13000 0x1000>; 228 reg = <0x14000 0x1000>; 232 reg = <0x18000 0x1000>; [all …]
|
| D | interlaken-lac-portals.dtsi | 40 reg = <0x0 0x1000>; 45 reg = <0x1000 0x1000>; 50 reg = <0x2000 0x1000>; 55 reg = <0x3000 0x1000>; 60 reg = <0x4000 0x1000>; 65 reg = <0x5000 0x1000>; 70 reg = <0x6000 0x1000>; 75 reg = <0x7000 0x1000>; 80 reg = <0x8000 0x1000>; 85 reg = <0x9000 0x1000>; [all …]
|
| D | b4si-post.dtsi | 96 reg = <0x0 0x1000>; 100 reg = <0x1000 0x1000 0x1002000 0x10000>; 104 reg = <0x2000 0x1000>; 108 reg = <0x8000 0x1000 0x1A000 0x1000>; 112 reg = <0x9000 0x1000>; 116 reg = <0x11000 0x1000>; 121 reg = <0x12000 0x1000>; 125 reg = <0x18000 0x1000>; 129 reg = <0x22000 0x1000>; 133 reg = <0x30000 0x1000 0x1022000 0x10000>; [all …]
|
| D | t2081si-post.dtsi | 177 reg = <0x0 0x1000>; 181 reg = <0x1000 0x1000 0x1002000 0x10000>; 185 reg = <0x2000 0x1000>; 189 reg = <0x8000 0x1000 0x1A000 0x1000>; 193 reg = <0x11000 0x1000>; 198 reg = <0x12000 0x1000>; 202 reg = <0x18000 0x1000>; 206 reg = <0x22000 0x1000>; 210 reg = <0x30000 0x1000 0x1022000 0x10000>; 214 reg = <0x31000 0x1000 0x1042000 0x10000>; [all …]
|
| /kernel/linux/linux-5.10/arch/powerpc/boot/dts/fsl/ |
| D | t4240si-post.dtsi | 193 reg = <0x0 0x1000>; 197 reg = <0x1000 0x1000 0x1002000 0x10000>; 201 reg = <0x2000 0x1000>; 205 reg = <0x8000 0x1000 0x1A000 0x1000>; 209 reg = <0x9000 0x1000>; 213 reg = <0x11000 0x1000>; 218 reg = <0x12000 0x1000>; 223 reg = <0x13000 0x1000>; 228 reg = <0x14000 0x1000>; 232 reg = <0x18000 0x1000>; [all …]
|
| D | interlaken-lac-portals.dtsi | 40 reg = <0x0 0x1000>; 45 reg = <0x1000 0x1000>; 50 reg = <0x2000 0x1000>; 55 reg = <0x3000 0x1000>; 60 reg = <0x4000 0x1000>; 65 reg = <0x5000 0x1000>; 70 reg = <0x6000 0x1000>; 75 reg = <0x7000 0x1000>; 80 reg = <0x8000 0x1000>; 85 reg = <0x9000 0x1000>; [all …]
|
| D | b4si-post.dtsi | 96 reg = <0x0 0x1000>; 100 reg = <0x1000 0x1000 0x1002000 0x10000>; 104 reg = <0x2000 0x1000>; 108 reg = <0x8000 0x1000 0x1A000 0x1000>; 112 reg = <0x9000 0x1000>; 116 reg = <0x11000 0x1000>; 121 reg = <0x12000 0x1000>; 125 reg = <0x18000 0x1000>; 129 reg = <0x22000 0x1000>; 133 reg = <0x30000 0x1000 0x1022000 0x10000>; [all …]
|
| D | t2081si-post.dtsi | 177 reg = <0x0 0x1000>; 181 reg = <0x1000 0x1000 0x1002000 0x10000>; 185 reg = <0x2000 0x1000>; 189 reg = <0x8000 0x1000 0x1A000 0x1000>; 193 reg = <0x11000 0x1000>; 198 reg = <0x12000 0x1000>; 202 reg = <0x18000 0x1000>; 206 reg = <0x22000 0x1000>; 210 reg = <0x30000 0x1000 0x1022000 0x10000>; 214 reg = <0x31000 0x1000 0x1042000 0x10000>; [all …]
|
| /kernel/linux/linux-5.10/sound/soc/qcom/ |
| D | lpass-sc7180.c | 165 .i2sctrl_reg_base = 0x1000, 166 .i2sctrl_reg_stride = 0x1000, 169 .irq_reg_stride = 0x1000, 172 .rdma_reg_stride = 0x1000, 175 .hdmi_rdma_reg_stride = 0x1000, 179 .wrdma_reg_stride = 0x1000, 183 .loopback = REG_FIELD_ID(0x1000, 17, 17, 3, 0x1000), 184 .spken = REG_FIELD_ID(0x1000, 16, 16, 3, 0x1000), 185 .spkmode = REG_FIELD_ID(0x1000, 11, 15, 3, 0x1000), 186 .spkmono = REG_FIELD_ID(0x1000, 10, 10, 3, 0x1000), [all …]
|
| D | lpass-apq8016.c | 231 .i2sctrl_reg_base = 0x1000, 232 .i2sctrl_reg_stride = 0x1000, 235 .irq_reg_stride = 0x1000, 238 .rdma_reg_stride = 0x1000, 242 .wrdma_reg_stride = 0x1000, 245 .loopback = REG_FIELD_ID(0x1000, 15, 15, 4, 0x1000), 246 .spken = REG_FIELD_ID(0x1000, 14, 14, 4, 0x1000), 247 .spkmode = REG_FIELD_ID(0x1000, 10, 13, 4, 0x1000), 248 .spkmono = REG_FIELD_ID(0x1000, 9, 9, 4, 0x1000), 249 .micen = REG_FIELD_ID(0x1000, 8, 8, 4, 0x1000), [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/arm/mediatek/ |
| D | mediatek,mt8195-clock.yaml | 68 reg = <0x10720000 0x1000>; 75 reg = <0x11d03000 0x1000>; 82 reg = <0x11e05000 0x1000>; 89 reg = <0x13fbf000 0x1000>; 96 reg = <0x14e00000 0x1000>; 103 reg = <0x14e02000 0x1000>; 110 reg = <0x14e03000 0x1000>; 117 reg = <0x15000000 0x1000>; 124 reg = <0x15110000 0x1000>; 131 reg = <0x15130000 0x1000>; [all …]
|
| D | mediatek,mt8192-clock.yaml | 56 reg = <0x10720000 0x1000>; 63 reg = <0x11007000 0x1000>; 70 reg = <0x11cb1000 0x1000>; 77 reg = <0x11d03000 0x1000>; 84 reg = <0x11d23000 0x1000>; 91 reg = <0x11e01000 0x1000>; 98 reg = <0x11f02000 0x1000>; 105 reg = <0x11f10000 0x1000>; 112 reg = <0x13fbf000 0x1000>; 119 reg = <0x15020000 0x1000>; [all …]
|
| /kernel/linux/linux-5.10/arch/mips/boot/dts/ingenic/ |
| D | x1000.dtsi | 3 #include <dt-bindings/clock/x1000-cgu.h> 4 #include <dt-bindings/dma/x1000-dma.h> 9 compatible = "ingenic,x1000", "ingenic,x1000e"; 33 compatible = "ingenic,x1000-intc", "ingenic,jz4780-intc"; 54 cgu: x1000-cgu@10000000 { 55 compatible = "ingenic,x1000-cgu"; 65 compatible = "ingenic,x1000-tcu", "simple-mfd"; 66 reg = <0x10002000 0x1000>; 69 ranges = <0x0 0x10002000 0x1000>; 85 compatible = "ingenic,x1000-watchdog", "ingenic,jz4780-watchdog"; [all …]
|
| /kernel/linux/linux-6.6/arch/mips/boot/dts/ingenic/ |
| D | x1000.dtsi | 3 #include <dt-bindings/clock/ingenic,x1000-cgu.h> 4 #include <dt-bindings/dma/x1000-dma.h> 9 compatible = "ingenic,x1000", "ingenic,x1000e"; 33 compatible = "ingenic,x1000-intc", "ingenic,jz4780-intc"; 54 cgu: x1000-cgu@10000000 { 55 compatible = "ingenic,x1000-cgu", "simple-mfd"; 67 compatible = "ingenic,x1000-phy"; 78 compatible = "ingenic,x1000-rng"; 91 compatible = "ingenic,x1000-ost"; 104 compatible = "ingenic,x1000-tcu", "simple-mfd"; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/hisilicon/ |
| D | hisi-x5hd2.dtsi | 23 reg = <0xf8a01000 0x1000>, <0xf8a00100 0x100>; 41 reg = <0x00002000 0x1000>; 55 reg = <0x00a29000 0x1000>; 64 reg = <0x00a2a000 0x1000>; 73 reg = <0x00a2b000 0x1000>; 82 reg = <0x00a81000 0x1000>; 91 reg = <0x00b00000 0x1000>; 100 reg = <0x00006000 0x1000>; 109 reg = <0x00b02000 0x1000>; 118 reg = <0x00b03000 0x1000>; [all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | hisi-x5hd2.dtsi | 23 reg = <0xf8a01000 0x1000>, <0xf8a00100 0x100>; 41 reg = <0x00002000 0x1000>; 55 reg = <0x00a29000 0x1000>; 64 reg = <0x00a2a000 0x1000>; 73 reg = <0x00a2b000 0x1000>; 82 reg = <0x00a81000 0x1000>; 91 reg = <0x00b00000 0x1000>; 100 reg = <0x00006000 0x1000>; 109 reg = <0x00b02000 0x1000>; 118 reg = <0x00b03000 0x1000>; [all …]
|
| D | nspire.dtsi | 75 reg = <0xA9000000 0x1000>; 80 reg = <0xB0000000 0x1000>; 88 reg = <0xB4000000 0x1000>; 95 reg = <0xC0000000 0x1000>; 109 reg = <0xC4000000 0x1000>; 114 reg = <0xC8010000 0x1000>; 118 reg = <0xCC000000 0x1000>; 130 reg = <0x90000000 0x1000>; 137 reg = <0x90010000 0x1000>; 142 reg = <0x90020000 0x1000>; [all …]
|