Home
last modified time | relevance | path

Searched +full:emev2 +full:- +full:smu +full:- +full:clkdiv (Results 1 – 6 of 6) sorted by relevance

/kernel/linux/linux-6.6/arch/arm/boot/dts/renesas/
Demev2.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
12 compatible = "renesas,emev2";
13 interrupt-parent = <&gic>;
14 #address-cells = <1>;
15 #size-cells = <1>;
28 #address-cells = <1>;
29 #size-cells = <0>;
33 compatible = "arm,cortex-a9";
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Demev2.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
12 compatible = "renesas,emev2";
13 interrupt-parent = <&gic>;
14 #address-cells = <1>;
15 #size-cells = <1>;
28 #address-cells = <1>;
29 #size-cells = <0>;
33 compatible = "arm,cortex-a9";
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Drenesas,emev2-smu.txt5 * SMU
7 This is not a clock provider, but clocks under SMU depend on it.
10 - compatible: Should be "renesas,emev2-smu"
11 - reg: Address and Size of SMU registers
21 - compatible: Should be "renesas,emev2-smu-clkdiv"
22 - reg: Byte offset from SMU base and Bit position in the register
23 - clocks: Parent clocks. Input clocks as described in clock-bindings.txt
24 - #clock-cells: Should be <0>
32 - compatible: Should be "renesas,emev2-smu-gclk"
33 - reg: Byte offset from SMU base and Bit position in the register
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/
Drenesas,emev2-smu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/renesas,emev2-smu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Geert Uytterhoeven <geert+renesas@glider.be>
11 - Magnus Damm <magnus.damm@gmail.com>
15 This is not a clock provider, but clocks under SMU depend on it.
19 const: renesas,emev2-smu
24 '#address-cells':
27 '#size-cells':
[all …]
/kernel/linux/linux-6.6/drivers/clk/renesas/
Dclk-emev2.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
13 /* EMEV2 SMU registers */
35 { .compatible = "renesas,emev2-smu", },
53 /* deassert reset for UART0->UART3 */ in emev2_smu_init()
59 /* deassert reset for IIC0->IIC1 */ in emev2_smu_init()
73 clk = clk_register_divider(NULL, np->name, parent_name, 0, in emev2_smu_clkdiv_init()
78 CLK_OF_DECLARE(emev2_smu_clkdiv, "renesas,emev2-smu-clkdiv",
90 clk = clk_register_gate(NULL, np->name, parent_name, 0, in emev2_smu_gclk_init()
95 CLK_OF_DECLARE(emev2_smu_gclk, "renesas,emev2-smu-gclk", emev2_smu_gclk_init);
/kernel/linux/linux-5.10/drivers/clk/renesas/
Dclk-emev2.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
14 /* EMEV2 SMU registers */
36 { .compatible = "renesas,emev2-smu", },
54 /* deassert reset for UART0->UART3 */ in emev2_smu_init()
60 /* deassert reset for IIC0->IIC1 */ in emev2_smu_init()
74 clk = clk_register_divider(NULL, np->name, parent_name, 0, in emev2_smu_clkdiv_init()
77 clk_register_clkdev(clk, np->full_name, NULL); in emev2_smu_clkdiv_init()
80 CLK_OF_DECLARE(emev2_smu_clkdiv, "renesas,emev2-smu-clkdiv",
92 clk = clk_register_gate(NULL, np->name, parent_name, 0, in emev2_smu_gclk_init()
[all …]