Home
last modified time | relevance | path

Searched defs:OS_NVIC_SETENA_BASE (Results 1 – 14 of 14) sorted by relevance

/kernel/uniproton/src/arch/cpu/armv7-m/common/hwi/
Dprt_hwi_internal.h66 #define OS_NVIC_SETENA_BASE 0xE000E100UL macro
/kernel/liteos_m/arch/arm/cortex-m4/gcc/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m33/gcc/TZ/non_secure/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m4/iar/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m55/gcc/NTZ/
Dlos_arch_interrupt.h191 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m33/iar/TZ/non_secure/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m7/iar/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m55/iar/NTZ/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m55/gcc/TZ/non_secure/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m33/gcc/NTZ/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m7/gcc/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m55/iar/TZ/non_secure/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m3/keil/
Dlos_arch_interrupt.h200 #define OS_NVIC_SETENA_BASE 0xE000E100 macro
/kernel/liteos_m/arch/arm/cortex-m33/iar/NTZ/
Dlos_arch_interrupt.h198 #define OS_NVIC_SETENA_BASE 0xE000E100 macro