Home
last modified time | relevance | path

Searched +full:0 +full:x0001ffff (Results 1 – 25 of 81) sorted by relevance

1234

/kernel/linux/linux-5.10/arch/xtensa/variants/fsf/include/variant/
Dcore.h21 * configured, and a value of 0 otherwise. These macros are always defined.
38 #define XCHAL_HAVE_MINMAX 0 /* MIN/MAX instructions */
39 #define XCHAL_HAVE_SEXT 0 /* SEXT instruction */
40 #define XCHAL_HAVE_CLAMPS 0 /* CLAMPS instruction */
41 #define XCHAL_HAVE_MUL16 0 /* MUL16S/MUL16U instructions */
42 #define XCHAL_HAVE_MUL32 0 /* MULL instruction */
43 #define XCHAL_HAVE_MUL32_HIGH 0 /* MULUH/MULSH instructions */
46 #define XCHAL_HAVE_CONST16 0 /* CONST16 instruction */
48 #define XCHAL_HAVE_WIDE_BRANCHES 0 /* B*.W18 or B*.W15 instr's */
49 #define XCHAL_HAVE_PREDICTED_BRANCHES 0 /* B[EQ/EQZ/NE/NEZ]T instr's */
[all …]
/kernel/linux/linux-6.6/arch/xtensa/variants/fsf/include/variant/
Dcore.h21 * configured, and a value of 0 otherwise. These macros are always defined.
38 #define XCHAL_HAVE_MINMAX 0 /* MIN/MAX instructions */
39 #define XCHAL_HAVE_SEXT 0 /* SEXT instruction */
40 #define XCHAL_HAVE_CLAMPS 0 /* CLAMPS instruction */
41 #define XCHAL_HAVE_MUL16 0 /* MUL16S/MUL16U instructions */
42 #define XCHAL_HAVE_MUL32 0 /* MULL instruction */
43 #define XCHAL_HAVE_MUL32_HIGH 0 /* MULUH/MULSH instructions */
46 #define XCHAL_HAVE_CONST16 0 /* CONST16 instruction */
48 #define XCHAL_HAVE_WIDE_BRANCHES 0 /* B*.W18 or B*.W15 instr's */
49 #define XCHAL_HAVE_PREDICTED_BRANCHES 0 /* B[EQ/EQZ/NE/NEZ]T instr's */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/ti/wl1251/
Dspi.h16 #define WSPI_CMD_READ 0x40000000
17 #define WSPI_CMD_WRITE 0x00000000
18 #define WSPI_CMD_FIXED 0x20000000
19 #define WSPI_CMD_BYTE_LENGTH 0x1FFE0000
21 #define WSPI_CMD_BYTE_ADDR 0x0001FFFF
25 #define WSPI_INIT_CMD_START 0x00
26 #define WSPI_INIT_CMD_TX 0x40
28 #define WSPI_INIT_CMD_BYPASS_BIT 0x80
29 #define WSPI_INIT_CMD_FIXEDBUSY_LEN 0x07
30 #define WSPI_INIT_CMD_EN_FIXEDBUSY 0x80
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/ti/wl1251/
Dspi.h16 #define WSPI_CMD_READ 0x40000000
17 #define WSPI_CMD_WRITE 0x00000000
18 #define WSPI_CMD_FIXED 0x20000000
19 #define WSPI_CMD_BYTE_LENGTH 0x1FFE0000
21 #define WSPI_CMD_BYTE_ADDR 0x0001FFFF
25 #define WSPI_INIT_CMD_START 0x00
26 #define WSPI_INIT_CMD_TX 0x40
28 #define WSPI_INIT_CMD_BYPASS_BIT 0x80
29 #define WSPI_INIT_CMD_FIXEDBUSY_LEN 0x07
30 #define WSPI_INIT_CMD_EN_FIXEDBUSY 0x80
[all …]
/kernel/linux/linux-5.10/tools/testing/selftests/powerpc/vphn/
Dtest-vphn.c29 0xffffffffffffffff,
30 0xffffffffffffffff,
31 0xffffffffffffffff,
32 0xffffffffffffffff,
33 0xffffffffffffffff,
34 0xffffffffffffffff,
37 0x00000000
43 0x8001ffffffffffff,
44 0xffffffffffffffff,
45 0xffffffffffffffff,
[all …]
/kernel/linux/linux-6.6/tools/testing/selftests/powerpc/vphn/
Dtest-vphn.c29 0xffffffffffffffff,
30 0xffffffffffffffff,
31 0xffffffffffffffff,
32 0xffffffffffffffff,
33 0xffffffffffffffff,
34 0xffffffffffffffff,
37 0x00000000
43 0x8001ffffffffffff,
44 0xffffffffffffffff,
45 0xffffffffffffffff,
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/broadcom/b43/
Ddma.h19 #define B43_DMA32_TXCTL 0x00
20 #define B43_DMA32_TXENABLE 0x00000001
21 #define B43_DMA32_TXSUSPEND 0x00000002
22 #define B43_DMA32_TXLOOPBACK 0x00000004
23 #define B43_DMA32_TXFLUSH 0x00000010
24 #define B43_DMA32_TXPARITYDISABLE 0x00000800
25 #define B43_DMA32_TXADDREXT_MASK 0x00030000
27 #define B43_DMA32_TXRING 0x04
28 #define B43_DMA32_TXINDEX 0x08
29 #define B43_DMA32_TXSTATUS 0x0C
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/broadcom/b43/
Ddma.h19 #define B43_DMA32_TXCTL 0x00
20 #define B43_DMA32_TXENABLE 0x00000001
21 #define B43_DMA32_TXSUSPEND 0x00000002
22 #define B43_DMA32_TXLOOPBACK 0x00000004
23 #define B43_DMA32_TXFLUSH 0x00000010
24 #define B43_DMA32_TXPARITYDISABLE 0x00000800
25 #define B43_DMA32_TXADDREXT_MASK 0x00030000
27 #define B43_DMA32_TXRING 0x04
28 #define B43_DMA32_TXINDEX 0x08
29 #define B43_DMA32_TXSTATUS 0x0C
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-sa1100/
Dpci-nanoengine.c22 if (bus->number != 0 || (devfn >> 3) != 0) in nanoengine_pci_map_bus()
42 DEFINE_RES_IO_NAMED(0x400, 0x400, "PCI IO");
62 pci 0000:00:00.0: [8086:1209] type 0 class 0x000200
63 pci 0000:00:00.0: reg 10: [mem 0x00021000-0x00021fff]
64 pci 0000:00:00.0: reg 14: [io 0x0000-0x003f]
65 pci 0000:00:00.0: reg 18: [mem 0x00000000-0x0001ffff]
66 pci 0000:00:00.0: reg 30: [mem 0x00000000-0x000fffff pref]
71 pci 0000:00:00.0: BAR 6: can't assign mem pref (size 0x100000)
72 pci 0000:00:00.0: BAR 2: assigned [mem 0x18600000-0x1861ffff]
73 pci 0000:00:00.0: BAR 2: set to [mem 0x18600000-0x1861ffff] (PCI address [0x0-0x1ffff])
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/watchdog/
Dsnps,dw-wdt.yaml52 default: [0x0001000 0x0002000 0x0004000 0x0008000
53 0x0010000 0x0020000 0x0040000 0x0080000
54 0x0100000 0x0200000 0x0400000 0x0800000
55 0x1000000 0x2000000 0x4000000 0x8000000]
70 reg = <0xffd02000 0x1000>;
71 interrupts = <0 171 4>;
79 reg = <0xffd02000 0x1000>;
80 interrupts = <0 171 4>;
83 snps,watchdog-tops = <0x000000FF 0x000001FF 0x000003FF
84 0x000007FF 0x0000FFFF 0x0001FFFF
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/watchdog/
Dsnps,dw-wdt.yaml69 default: [0x0001000 0x0002000 0x0004000 0x0008000
70 0x0010000 0x0020000 0x0040000 0x0080000
71 0x0100000 0x0200000 0x0400000 0x0800000
72 0x1000000 0x2000000 0x4000000 0x8000000]
87 reg = <0xffd02000 0x1000>;
88 interrupts = <0 171 4>;
96 reg = <0xffd02000 0x1000>;
97 interrupts = <0 171 4>;
100 snps,watchdog-tops = <0x000000FF 0x000001FF 0x000003FF
101 0x000007FF 0x0000FFFF 0x0001FFFF
[all …]
/kernel/linux/linux-5.10/arch/arm/mm/
Dproc-arm7tdmi.S78 extra_hwcaps=0
83 .long 0
84 .long 0
91 .long 0
92 .long 0
97 arm7tdmi_proc_info arm7tdmi, 0x41007700, 0xfff8ff00, \
99 arm7tdmi_proc_info triscenda7, 0x0001d2ff, 0x0001ffff, \
101 arm7tdmi_proc_info at91, 0x14000040, 0xfff000e0, \
103 arm7tdmi_proc_info s3c4510b, 0x36365000, 0xfffff000, \
105 arm7tdmi_proc_info s3c4530, 0x4c000000, 0xfff000e0, \
[all …]
/kernel/linux/linux-6.6/arch/arm/mm/
Dproc-arm7tdmi.S78 extra_hwcaps=0
83 .long 0
84 .long 0
91 .long 0
92 .long 0
97 arm7tdmi_proc_info arm7tdmi, 0x41007700, 0xfff8ff00, \
99 arm7tdmi_proc_info triscenda7, 0x0001d2ff, 0x0001ffff, \
101 arm7tdmi_proc_info at91, 0x14000040, 0xfff000e0, \
103 arm7tdmi_proc_info s3c4510b, 0x36365000, 0xfffff000, \
105 arm7tdmi_proc_info s3c4530, 0x4c000000, 0xfff000e0, \
[all …]
/kernel/linux/linux-6.6/drivers/mtd/maps/
Dcfi_flagadm.c36 * 1: bootloader first 128k (0x00000000 - 0x0001FFFF) size 0x020000
37 * 2: kernel 640k (0x00020000 - 0x000BFFFF) size 0x0A0000
38 * 3: compressed 1536k root ramdisk (0x000C0000 - 0x0023FFFF) size 0x180000
39 * 4: writeable diskpartition (jffs)(0x00240000 - 0x003FFFFF) size 0x1C0000
42 #define FLASH_PHYS_ADDR 0x40000000
43 #define FLASH_SIZE 0x400000
45 #define FLASH_PARTITION0_ADDR 0x00000000
46 #define FLASH_PARTITION0_SIZE 0x00020000
48 #define FLASH_PARTITION1_ADDR 0x00020000
49 #define FLASH_PARTITION1_SIZE 0x000A0000
[all …]
/kernel/linux/linux-5.10/drivers/mtd/maps/
Dcfi_flagadm.c36 * 1: bootloader first 128k (0x00000000 - 0x0001FFFF) size 0x020000
37 * 2: kernel 640k (0x00020000 - 0x000BFFFF) size 0x0A0000
38 * 3: compressed 1536k root ramdisk (0x000C0000 - 0x0023FFFF) size 0x180000
39 * 4: writeable diskpartition (jffs)(0x00240000 - 0x003FFFFF) size 0x1C0000
42 #define FLASH_PHYS_ADDR 0x40000000
43 #define FLASH_SIZE 0x400000
45 #define FLASH_PARTITION0_ADDR 0x00000000
46 #define FLASH_PARTITION0_SIZE 0x00020000
48 #define FLASH_PARTITION1_ADDR 0x00020000
49 #define FLASH_PARTITION1_SIZE 0x000A0000
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_0_0_default.h28 #define regSDMA0_DEC_START_DEFAULT 0x00000000
29 #define regSDMA0_F32_MISC_CNTL_DEFAULT 0x00000000
30 #define regSDMA0_GLOBAL_TIMESTAMP_LO_DEFAULT 0x00000000
31 #define regSDMA0_GLOBAL_TIMESTAMP_HI_DEFAULT 0x00000000
32 #define regSDMA0_POWER_CNTL_DEFAULT 0x00000000
33 #define regSDMA0_CNTL_DEFAULT 0x00002440
34 #define regSDMA0_CHICKEN_BITS_DEFAULT 0x0107d186
35 #define regSDMA0_GB_ADDR_CONFIG_DEFAULT 0x00000545
36 #define regSDMA0_GB_ADDR_CONFIG_READ_DEFAULT 0x00000545
37 #define regSDMA0_RB_RPTR_FETCH_DEFAULT 0x00000000
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtw89/
Drtw8851b_rfk_table.c8 RTW89_DECL_RFK_WM(0xc210, 0x003fc000, 0x80),
9 RTW89_DECL_RFK_WM(0xc224, 0x003fc000, 0x80),
10 RTW89_DECL_RFK_WM(0xc0f8, 0x30000000, 0x3),
11 RTW89_DECL_RFK_WM(0x12b8, BIT(30), 0x1),
12 RTW89_DECL_RFK_WM(0x030c, 0x1f000000, 0x1f),
13 RTW89_DECL_RFK_WM(0x032c, 0xc0000000, 0x0),
14 RTW89_DECL_RFK_WM(0x032c, BIT(22), 0x0),
15 RTW89_DECL_RFK_WM(0x032c, BIT(22), 0x1),
16 RTW89_DECL_RFK_WM(0x032c, BIT(16), 0x0),
17 RTW89_DECL_RFK_WM(0x032c, BIT(20), 0x1),
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/broadcom/
Dbgmac.h9 #define BGMAC_DEV_CTL 0x000
10 #define BGMAC_DC_TSM 0x00000002
11 #define BGMAC_DC_CFCO 0x00000004
12 #define BGMAC_DC_RLSS 0x00000008
13 #define BGMAC_DC_MROR 0x00000010
14 #define BGMAC_DC_FCM_MASK 0x00000060
16 #define BGMAC_DC_NAE 0x00000080
17 #define BGMAC_DC_TF 0x00000100
18 #define BGMAC_DC_RDS_MASK 0x00030000
20 #define BGMAC_DC_TDS_MASK 0x000c0000
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/broadcom/
Dbgmac.h7 #define BGMAC_DEV_CTL 0x000
8 #define BGMAC_DC_TSM 0x00000002
9 #define BGMAC_DC_CFCO 0x00000004
10 #define BGMAC_DC_RLSS 0x00000008
11 #define BGMAC_DC_MROR 0x00000010
12 #define BGMAC_DC_FCM_MASK 0x00000060
14 #define BGMAC_DC_NAE 0x00000080
15 #define BGMAC_DC_TF 0x00000100
16 #define BGMAC_DC_RDS_MASK 0x00030000
18 #define BGMAC_DC_TDS_MASK 0x000c0000
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
Dnv40.c47 nvkm_wo32(ramfc, base + 0x00, offset); in nv40_chan_ramfc_write()
48 nvkm_wo32(ramfc, base + 0x04, offset); in nv40_chan_ramfc_write()
49 nvkm_wo32(ramfc, base + 0x0c, chan->push->addr >> 4); in nv40_chan_ramfc_write()
50 nvkm_wo32(ramfc, base + 0x18, 0x30000000 | in nv40_chan_ramfc_write()
57 nvkm_wo32(ramfc, base + 0x3c, 0x0001ffff); in nv40_chan_ramfc_write()
59 return 0; in nv40_chan_ramfc_write()
65 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
66 { 32, 0, 0x04, 0, NV04_PFIFO_CACHE1_DMA_GET },
67 { 32, 0, 0x08, 0, NV10_PFIFO_CACHE1_REF_CNT },
68 { 32, 0, 0x0c, 0, NV04_PFIFO_CACHE1_DMA_INSTANCE },
[all …]
/kernel/linux/linux-5.10/arch/nds32/kernel/
Dmodule.c13 GFP_KERNEL, PAGE_KERNEL, 0, NUMA_NO_NODE, in module_alloc()
14 __builtin_return_address(0)); in module_alloc()
26 return 0; in module_frob_arch_sections()
33 unsigned int tmp = 0, tmp2 = 0; in do_reloc16()
35 __asm__ __volatile__("\tlhi.bi\t%0, [%2], 0\n" in do_reloc16()
37 "\twsbh\t%0, %1\n" in do_reloc16()
38 "1:\n":"=r"(tmp):"0"(tmp), "r"(loc), "r"(swap) in do_reloc16()
51 "\twsbh\t%0, %1\n" in do_reloc16()
53 "\tshi.bi\t%0, [%2], 0\n":"=r"(tmp):"0"(tmp), in do_reloc16()
62 unsigned int tmp = 0, tmp2 = 0; in do_reloc32()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
Ddmanv40.c43 *reg = 0x0032e0; in nv40_fifo_dma_engine()
44 *ctx = 0x38; in nv40_fifo_dma_engine()
47 if (engine->subdev.device->chipset < 0x44) in nv40_fifo_dma_engine()
49 *reg = 0x00330c; in nv40_fifo_dma_engine()
50 *ctx = 0x54; in nv40_fifo_dma_engine()
71 return 0; in nv40_fifo_dma_engine_fini()
74 nvkm_mask(device, 0x002500, 0x00000001, 0x00000000); in nv40_fifo_dma_engine_fini()
76 chid = nvkm_rd32(device, 0x003204) & (fifo->base.nr - 1); in nv40_fifo_dma_engine_fini()
78 nvkm_wr32(device, reg, 0x00000000); in nv40_fifo_dma_engine_fini()
80 nvkm_wo32(imem->ramfc, chan->ramfc + ctx, 0x00000000); in nv40_fifo_dma_engine_fini()
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
Dvmmnv44.c30 u32 pteo = (ptei << 2) & ~0x0000000f; in nv44_vmm_pgt_fill()
33 tmp[0] = nvkm_ro32(pt->memory, pteo + 0x0); in nv44_vmm_pgt_fill()
34 tmp[1] = nvkm_ro32(pt->memory, pteo + 0x4); in nv44_vmm_pgt_fill()
35 tmp[2] = nvkm_ro32(pt->memory, pteo + 0x8); in nv44_vmm_pgt_fill()
36 tmp[3] = nvkm_ro32(pt->memory, pteo + 0xc); in nv44_vmm_pgt_fill()
40 switch (ptei++ & 0x3) { in nv44_vmm_pgt_fill()
41 case 0: in nv44_vmm_pgt_fill()
42 tmp[0] &= ~0x07ffffff; in nv44_vmm_pgt_fill()
43 tmp[0] |= addr; in nv44_vmm_pgt_fill()
46 tmp[0] &= ~0xf8000000; in nv44_vmm_pgt_fill()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
Dvmmnv44.c30 u32 pteo = (ptei << 2) & ~0x0000000f; in nv44_vmm_pgt_fill()
33 tmp[0] = nvkm_ro32(pt->memory, pteo + 0x0); in nv44_vmm_pgt_fill()
34 tmp[1] = nvkm_ro32(pt->memory, pteo + 0x4); in nv44_vmm_pgt_fill()
35 tmp[2] = nvkm_ro32(pt->memory, pteo + 0x8); in nv44_vmm_pgt_fill()
36 tmp[3] = nvkm_ro32(pt->memory, pteo + 0xc); in nv44_vmm_pgt_fill()
40 switch (ptei++ & 0x3) { in nv44_vmm_pgt_fill()
41 case 0: in nv44_vmm_pgt_fill()
42 tmp[0] &= ~0x07ffffff; in nv44_vmm_pgt_fill()
43 tmp[0] |= addr; in nv44_vmm_pgt_fill()
46 tmp[0] &= ~0xf8000000; in nv44_vmm_pgt_fill()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/adreno/
Da6xx_gpu.c41 gpu->name, __builtin_return_address(0), in a6xx_idle()
115 OUT_RING(ring, CP_SMMU_TABLE_UPDATE_2_CONTEXTIDR(0)); in a6xx_set_pagetable()
116 OUT_RING(ring, CP_SMMU_TABLE_UPDATE_3_CONTEXTBANK(0)); in a6xx_set_pagetable()
133 OUT_RING(ring, 0x31); in a6xx_set_pagetable()
154 * GPU registers so we need to add 0x1a800 to the register value on A630 in a6xx_submit()
168 for (i = 0; i < submit->nr_cmds; i++) { in a6xx_submit()
213 {REG_A6XX_RBBM_CLOCK_CNTL_SP0, 0x22222222},
214 {REG_A6XX_RBBM_CLOCK_CNTL_SP1, 0x22222222},
215 {REG_A6XX_RBBM_CLOCK_CNTL_SP2, 0x22222222},
216 {REG_A6XX_RBBM_CLOCK_CNTL_SP3, 0x22222222},
[all …]

1234