| /kernel/linux/linux-5.10/arch/arm/mach-pxa/ |
| D | pcm990_baseboard.h | 29 #define PCM990_CTRL_REG0 0x0000 /* RESET REGISTER */ 30 #define PCM990_CTRL_SYSRES 0x0001 /* System RESET REGISTER */ 31 #define PCM990_CTRL_RESOUT 0x0002 /* RESETOUT Enable REGISTER */ 32 #define PCM990_CTRL_RESGPIO 0x0004 /* RESETGPIO Enable REGISTER */ 34 #define PCM990_CTRL_REG1 0x0002 /* Power REGISTER */ 35 #define PCM990_CTRL_5VOFF 0x0001 /* Disable 5V Regulators */ 36 #define PCM990_CTRL_CANPWR 0x0004 /* Enable CANPWR ADUM */ 37 #define PCM990_CTRL_PM_5V 0x0008 /* Read 5V OK */ 39 #define PCM990_CTRL_REG2 0x0004 /* LED REGISTER */ 40 #define PCM990_CTRL_LEDPWR 0x0001 /* POWER LED enable */ [all …]
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| D | clk-mt8186-topckgen.c | 22 FACTOR_FLAGS(CLK_TOP_MAINPLL_D2, "mainpll_d2", "mainpll", 1, 2, 0), 23 FACTOR_FLAGS(CLK_TOP_MAINPLL_D2_D2, "mainpll_d2_d2", "mainpll_d2", 1, 2, 0), 24 FACTOR_FLAGS(CLK_TOP_MAINPLL_D2_D4, "mainpll_d2_d4", "mainpll_d2", 1, 4, 0), 25 FACTOR_FLAGS(CLK_TOP_MAINPLL_D2_D16, "mainpll_d2_d16", "mainpll_d2", 1, 16, 0), 26 FACTOR_FLAGS(CLK_TOP_MAINPLL_D3, "mainpll_d3", "mainpll", 1, 3, 0), 27 FACTOR_FLAGS(CLK_TOP_MAINPLL_D3_D2, "mainpll_d3_d2", "mainpll_d3", 1, 2, 0), 28 FACTOR_FLAGS(CLK_TOP_MAINPLL_D3_D4, "mainpll_d3_d4", "mainpll_d3", 1, 4, 0), 29 FACTOR_FLAGS(CLK_TOP_MAINPLL_D5, "mainpll_d5", "mainpll", 1, 5, 0), 30 FACTOR_FLAGS(CLK_TOP_MAINPLL_D5_D2, "mainpll_d5_d2", "mainpll_d5", 1, 2, 0), 31 FACTOR_FLAGS(CLK_TOP_MAINPLL_D5_D4, "mainpll_d5_d4", "mainpll_d5", 1, 4, 0), [all …]
|
| /kernel/linux/linux-5.10/arch/arm/mach-omap2/ |
| D | prm33xx.h | 22 #define AM33XX_PRM_BASE 0x44E00000 29 #define AM33XX_PRM_OCP_SOCKET_MOD 0x0B00 30 #define AM33XX_PRM_PER_MOD 0x0C00 31 #define AM33XX_PRM_WKUP_MOD 0x0D00 32 #define AM33XX_PRM_MPU_MOD 0x0E00 33 #define AM33XX_PRM_DEVICE_MOD 0x0F00 34 #define AM33XX_PRM_RTC_MOD 0x1000 35 #define AM33XX_PRM_GFX_MOD 0x1100 36 #define AM33XX_PRM_CEFUSE_MOD 0x1200 41 #define AM33XX_REVISION_PRM_OFFSET 0x0000 [all …]
|
| D | cm2_44xx.h | 26 #define OMAP4430_CM2_BASE 0x4a008000 32 #define OMAP4430_CM2_OCP_SOCKET_INST 0x0000 33 #define OMAP4430_CM2_CKGEN_INST 0x0100 34 #define OMAP4430_CM2_ALWAYS_ON_INST 0x0600 35 #define OMAP4430_CM2_CORE_INST 0x0700 36 #define OMAP4430_CM2_IVAHD_INST 0x0f00 37 #define OMAP4430_CM2_CAM_INST 0x1000 38 #define OMAP4430_CM2_DSS_INST 0x1100 39 #define OMAP4430_CM2_GFX_INST 0x1200 40 #define OMAP4430_CM2_L3INIT_INST 0x1300 [all …]
|
| /kernel/linux/linux-6.6/include/linux/mfd/wm8350/ |
| D | core.h | 27 #define WM8350_RESET_ID 0x00 28 #define WM8350_ID 0x01 29 #define WM8350_REVISION 0x02 30 #define WM8350_SYSTEM_CONTROL_1 0x03 31 #define WM8350_SYSTEM_CONTROL_2 0x04 32 #define WM8350_SYSTEM_HIBERNATE 0x05 33 #define WM8350_INTERFACE_CONTROL 0x06 34 #define WM8350_POWER_MGMT_1 0x08 35 #define WM8350_POWER_MGMT_2 0x09 36 #define WM8350_POWER_MGMT_3 0x0A [all …]
|
| D | gpio.h | 16 #define WM8350_GPIO_DEBOUNCE 0x80 17 #define WM8350_GPIO_PIN_PULL_UP_CONTROL 0x81 18 #define WM8350_GPIO_PULL_DOWN_CONTROL 0x82 19 #define WM8350_GPIO_INT_MODE 0x83 20 #define WM8350_GPIO_CONTROL 0x85 21 #define WM8350_GPIO_CONFIGURATION_I_O 0x86 22 #define WM8350_GPIO_PIN_POLARITY_TYPE 0x87 23 #define WM8350_GPIO_FUNCTION_SELECT_1 0x8C 24 #define WM8350_GPIO_FUNCTION_SELECT_2 0x8D 25 #define WM8350_GPIO_FUNCTION_SELECT_3 0x8E [all …]
|
| /kernel/linux/linux-5.10/include/linux/mfd/wm8350/ |
| D | core.h | 27 #define WM8350_RESET_ID 0x00 28 #define WM8350_ID 0x01 29 #define WM8350_REVISION 0x02 30 #define WM8350_SYSTEM_CONTROL_1 0x03 31 #define WM8350_SYSTEM_CONTROL_2 0x04 32 #define WM8350_SYSTEM_HIBERNATE 0x05 33 #define WM8350_INTERFACE_CONTROL 0x06 34 #define WM8350_POWER_MGMT_1 0x08 35 #define WM8350_POWER_MGMT_2 0x09 36 #define WM8350_POWER_MGMT_3 0x0A [all …]
|
| D | gpio.h | 16 #define WM8350_GPIO_DEBOUNCE 0x80 17 #define WM8350_GPIO_PIN_PULL_UP_CONTROL 0x81 18 #define WM8350_GPIO_PULL_DOWN_CONTROL 0x82 19 #define WM8350_GPIO_INT_MODE 0x83 20 #define WM8350_GPIO_CONTROL 0x85 21 #define WM8350_GPIO_CONFIGURATION_I_O 0x86 22 #define WM8350_GPIO_PIN_POLARITY_TYPE 0x87 23 #define WM8350_GPIO_FUNCTION_SELECT_1 0x8C 24 #define WM8350_GPIO_FUNCTION_SELECT_2 0x8D 25 #define WM8350_GPIO_FUNCTION_SELECT_3 0x8E [all …]
|
| /kernel/linux/patches/linux-4.19/prebuilts/usr/include/linux/ |
| D | mdio.h | 50 #define MDIO_PMA_LASI_RXCTRL 0x9000 51 #define MDIO_PMA_LASI_TXCTRL 0x9001 52 #define MDIO_PMA_LASI_CTRL 0x9002 53 #define MDIO_PMA_LASI_RXSTAT 0x9003 54 #define MDIO_PMA_LASI_TXSTAT 0x9004 55 #define MDIO_PMA_LASI_STAT 0x9005 57 #define MDIO_CTRL1_SPEEDSEL (MDIO_CTRL1_SPEEDSELEXT | 0x003c) 61 #define MDIO_PMA_CTRL1_LOOPBACK 0x0001 68 #define MDIO_AN_CTRL1_XNP 0x2000 69 #define MDIO_PCS_CTRL1_CLKSTOP_EN 0x400 [all …]
|
| /kernel/linux/linux-6.6/drivers/media/usb/gspca/ |
| D | spca508.c | 23 #define CreativeVista 0 51 .priv = 0}, 62 {0x0000, 0x870b}, 64 {0x0020, 0x8112}, /* Video drop enable, ISO streaming disable */ 65 {0x0003, 0x8111}, /* Reset compression & memory */ 66 {0x0000, 0x8110}, /* Disable all outputs */ 67 /* READ {0x0000, 0x8114} -> 0000: 00 */ 68 {0x0000, 0x8114}, /* SW GPIO data */ 69 {0x0008, 0x8110}, /* Enable charge pump output */ 70 {0x0002, 0x8116}, /* 200 kHz pump clock */ [all …]
|
| /kernel/linux/linux-5.10/drivers/media/usb/gspca/ |
| D | spca508.c | 23 #define CreativeVista 0 51 .priv = 0}, 62 {0x0000, 0x870b}, 64 {0x0020, 0x8112}, /* Video drop enable, ISO streaming disable */ 65 {0x0003, 0x8111}, /* Reset compression & memory */ 66 {0x0000, 0x8110}, /* Disable all outputs */ 67 /* READ {0x0000, 0x8114} -> 0000: 00 */ 68 {0x0000, 0x8114}, /* SW GPIO data */ 69 {0x0008, 0x8110}, /* Enable charge pump output */ 70 {0x0002, 0x8116}, /* 200 kHz pump clock */ [all …]
|
| /kernel/linux/patches/linux-5.10/prebuilts/usr/include/linux/ |
| D | mdio.h | 67 #define MDIO_PMA_LASI_RXCTRL 0x9000 68 #define MDIO_PMA_LASI_TXCTRL 0x9001 69 #define MDIO_PMA_LASI_CTRL 0x9002 70 #define MDIO_PMA_LASI_RXSTAT 0x9003 71 #define MDIO_PMA_LASI_TXSTAT 0x9004 72 #define MDIO_PMA_LASI_STAT 0x9005 74 #define MDIO_CTRL1_SPEEDSEL (MDIO_CTRL1_SPEEDSELEXT | 0x003c) 78 #define MDIO_PMA_CTRL1_LOOPBACK 0x0001 85 #define MDIO_AN_CTRL1_XNP 0x2000 86 #define MDIO_PCS_CTRL1_CLKSTOP_EN 0x400 [all …]
|
| /kernel/linux/patches/linux-6.6/prebuilts/usr/include/linux/ |
| D | mdio.h | 67 #define MDIO_PMA_LASI_RXCTRL 0x9000 68 #define MDIO_PMA_LASI_TXCTRL 0x9001 69 #define MDIO_PMA_LASI_CTRL 0x9002 70 #define MDIO_PMA_LASI_RXSTAT 0x9003 71 #define MDIO_PMA_LASI_TXSTAT 0x9004 72 #define MDIO_PMA_LASI_STAT 0x9005 74 #define MDIO_CTRL1_SPEEDSEL (MDIO_CTRL1_SPEEDSELEXT | 0x003c) 78 #define MDIO_PMA_CTRL1_LOOPBACK 0x0001 85 #define MDIO_AN_CTRL1_XNP 0x2000 86 #define MDIO_PCS_CTRL1_CLKSTOP_EN 0x400 [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/nvidia/ |
| D | tegra124-peripherals-opp.dtsi | 10 opp-supported-hw = <0x0003>; 16 opp-supported-hw = <0x0008>; 22 opp-supported-hw = <0x0010>; 28 opp-supported-hw = <0x0004>; 34 opp-supported-hw = <0x0003>; 40 opp-supported-hw = <0x0008>; 46 opp-supported-hw = <0x0010>; 52 opp-supported-hw = <0x0004>; 58 opp-supported-hw = <0x0003>; 64 opp-supported-hw = <0x0008>; [all …]
|
| D | tegra30-cpu-opp.dtsi | 10 opp-supported-hw = <0x1F 0x31FE>; 16 opp-supported-hw = <0x1F 0x0C01>; 22 opp-supported-hw = <0x1F 0x0200>; 28 opp-supported-hw = <0x1F 0x31FE>; 34 opp-supported-hw = <0x1F 0x0C01>; 40 opp-supported-hw = <0x1F 0x0200>; 46 opp-supported-hw = <0x1F 0x31FE>; 53 opp-supported-hw = <0x1F 0x0C01>; 60 opp-supported-hw = <0x1F 0x0200>; 67 opp-supported-hw = <0x1F 0x0C00>; [all …]
|
| /kernel/linux/linux-6.6/include/sound/ |
| D | wm8903.h | 15 #define WM8903_GPIO_CONFIG_ZERO 0x8000 18 * R6 (0x06) - Mic Bias Control 0 20 #define WM8903_MICDET_THR_MASK 0x0030 /* MICDET_THR - [5:4] */ 23 #define WM8903_MICSHORT_THR_MASK 0x000C /* MICSHORT_THR - [3:2] */ 26 #define WM8903_MICDET_ENA 0x0002 /* MICDET_ENA */ 27 #define WM8903_MICDET_ENA_MASK 0x0002 /* MICDET_ENA */ 30 #define WM8903_MICBIAS_ENA 0x0001 /* MICBIAS_ENA */ 31 #define WM8903_MICBIAS_ENA_MASK 0x0001 /* MICBIAS_ENA */ 32 #define WM8903_MICBIAS_ENA_SHIFT 0 /* MICBIAS_ENA */ 40 #define WM8903_GPn_FN_GPIO_OUTPUT 0 [all …]
|
| /kernel/linux/linux-5.10/include/sound/ |
| D | wm8903.h | 15 #define WM8903_GPIO_CONFIG_ZERO 0x8000 18 * R6 (0x06) - Mic Bias Control 0 20 #define WM8903_MICDET_THR_MASK 0x0030 /* MICDET_THR - [5:4] */ 23 #define WM8903_MICSHORT_THR_MASK 0x000C /* MICSHORT_THR - [3:2] */ 26 #define WM8903_MICDET_ENA 0x0002 /* MICDET_ENA */ 27 #define WM8903_MICDET_ENA_MASK 0x0002 /* MICDET_ENA */ 30 #define WM8903_MICBIAS_ENA 0x0001 /* MICBIAS_ENA */ 31 #define WM8903_MICBIAS_ENA_MASK 0x0001 /* MICBIAS_ENA */ 32 #define WM8903_MICBIAS_ENA_SHIFT 0 /* MICBIAS_ENA */ 40 #define WM8903_GPn_FN_GPIO_OUTPUT 0 [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/nvidia/ |
| D | tegra132-peripherals-opp.dtsi | 11 opp-supported-hw = <0x0003>; 17 opp-supported-hw = <0x0008>; 23 opp-supported-hw = <0x0010>; 29 opp-supported-hw = <0x0004>; 35 opp-supported-hw = <0x0003>; 41 opp-supported-hw = <0x0008>; 47 opp-supported-hw = <0x0010>; 53 opp-supported-hw = <0x0004>; 59 opp-supported-hw = <0x0003>; 65 opp-supported-hw = <0x0008>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/mach-omap2/ |
| D | prm33xx.h | 14 #define AM33XX_PRM_BASE 0x44E00000 21 #define AM33XX_PRM_OCP_SOCKET_MOD 0x0B00 22 #define AM33XX_PRM_PER_MOD 0x0C00 23 #define AM33XX_PRM_WKUP_MOD 0x0D00 24 #define AM33XX_PRM_MPU_MOD 0x0E00 25 #define AM33XX_PRM_DEVICE_MOD 0x0F00 26 #define AM33XX_PRM_RTC_MOD 0x1000 27 #define AM33XX_PRM_GFX_MOD 0x1100 28 #define AM33XX_PRM_CEFUSE_MOD 0x1200 31 #define AM33XX_PM_PER_PWRSTST_OFFSET 0x0008 [all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | tegra30-cpu-opp.dtsi | 10 opp-supported-hw = <0x1F 0x31FE>; 16 opp-supported-hw = <0x1F 0x0C01>; 22 opp-supported-hw = <0x1F 0x0200>; 28 opp-supported-hw = <0x1F 0x31FE>; 34 opp-supported-hw = <0x1F 0x0C01>; 40 opp-supported-hw = <0x1F 0x0200>; 46 opp-supported-hw = <0x1F 0x31FE>; 52 opp-supported-hw = <0x1F 0x0C01>; 58 opp-supported-hw = <0x1F 0x0200>; 64 opp-supported-hw = <0x1F 0x0C00>; [all …]
|
| /kernel/linux/linux-6.6/include/linux/mfd/wm831x/ |
| D | irq.h | 14 #define WM831X_IRQ_TEMP_THW 0 75 * R16400 (0x4010) - System Interrupts 77 #define WM831X_PS_INT 0x8000 /* PS_INT */ 78 #define WM831X_PS_INT_MASK 0x8000 /* PS_INT */ 81 #define WM831X_TEMP_INT 0x4000 /* TEMP_INT */ 82 #define WM831X_TEMP_INT_MASK 0x4000 /* TEMP_INT */ 85 #define WM831X_GP_INT 0x2000 /* GP_INT */ 86 #define WM831X_GP_INT_MASK 0x2000 /* GP_INT */ 89 #define WM831X_ON_PIN_INT 0x1000 /* ON_PIN_INT */ 90 #define WM831X_ON_PIN_INT_MASK 0x1000 /* ON_PIN_INT */ [all …]
|
| /kernel/linux/linux-5.10/include/linux/mfd/wm831x/ |
| D | irq.h | 14 #define WM831X_IRQ_TEMP_THW 0 75 * R16400 (0x4010) - System Interrupts 77 #define WM831X_PS_INT 0x8000 /* PS_INT */ 78 #define WM831X_PS_INT_MASK 0x8000 /* PS_INT */ 81 #define WM831X_TEMP_INT 0x4000 /* TEMP_INT */ 82 #define WM831X_TEMP_INT_MASK 0x4000 /* TEMP_INT */ 85 #define WM831X_GP_INT 0x2000 /* GP_INT */ 86 #define WM831X_GP_INT_MASK 0x2000 /* GP_INT */ 89 #define WM831X_ON_PIN_INT 0x1000 /* ON_PIN_INT */ 90 #define WM831X_ON_PIN_INT_MASK 0x1000 /* ON_PIN_INT */ [all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/amd/ |
| D | am79c961a.h | 9 /* use 0 for production, 1 for verification, >2 for debug. debug flags: */ 15 #define NET_DEBUG 0 18 #define NET_UID 0 19 #define NET_RDP 0x10 20 #define NET_RAP 0x12 21 #define NET_RESET 0x14 22 #define NET_IDP 0x16 27 #define CSR0 0 28 #define CSR0_INIT 0x0001 29 #define CSR0_STRT 0x0002 [all …]
|
| /kernel/linux/linux-5.10/sound/soc/codecs/ |
| D | tlv320aic23.h | 19 #define TLV320AIC23_LINVOL 0x00 20 #define TLV320AIC23_RINVOL 0x01 21 #define TLV320AIC23_LCHNVOL 0x02 22 #define TLV320AIC23_RCHNVOL 0x03 23 #define TLV320AIC23_ANLG 0x04 24 #define TLV320AIC23_DIGT 0x05 25 #define TLV320AIC23_PWR 0x06 26 #define TLV320AIC23_DIGT_FMT 0x07 27 #define TLV320AIC23_SRATE 0x08 28 #define TLV320AIC23_ACTIVE 0x09 [all …]
|
| /kernel/linux/linux-6.6/sound/soc/codecs/ |
| D | tlv320aic23.h | 19 #define TLV320AIC23_LINVOL 0x00 20 #define TLV320AIC23_RINVOL 0x01 21 #define TLV320AIC23_LCHNVOL 0x02 22 #define TLV320AIC23_RCHNVOL 0x03 23 #define TLV320AIC23_ANLG 0x04 24 #define TLV320AIC23_DIGT 0x05 25 #define TLV320AIC23_PWR 0x06 26 #define TLV320AIC23_DIGT_FMT 0x07 27 #define TLV320AIC23_SRATE 0x08 28 #define TLV320AIC23_ACTIVE 0x09 [all …]
|