Home
last modified time | relevance | path

Searched +full:0 +full:x20010000 (Results 1 – 25 of 30) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/
Ddsi_cfg.h11 #define MSM_DSI_VER_MAJOR_V2 0x02
12 #define MSM_DSI_VER_MAJOR_6G 0x03
13 #define MSM_DSI_6G_VER_MINOR_V1_0 0x10000000
14 #define MSM_DSI_6G_VER_MINOR_V1_1 0x10010000
15 #define MSM_DSI_6G_VER_MINOR_V1_1_1 0x10010001
16 #define MSM_DSI_6G_VER_MINOR_V1_2 0x10020000
17 #define MSM_DSI_6G_VER_MINOR_V1_3 0x10030000
18 #define MSM_DSI_6G_VER_MINOR_V1_3_1 0x10030001
19 #define MSM_DSI_6G_VER_MINOR_V1_4_1 0x10040001
20 #define MSM_DSI_6G_VER_MINOR_V1_4_2 0x10040002
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/dsi/
Ddsi_cfg.h11 #define MSM_DSI_VER_MAJOR_V2 0x02
12 #define MSM_DSI_VER_MAJOR_6G 0x03
13 #define MSM_DSI_6G_VER_MINOR_V1_0 0x10000000
14 #define MSM_DSI_6G_VER_MINOR_V1_0_2 0x10000002
15 #define MSM_DSI_6G_VER_MINOR_V1_1 0x10010000
16 #define MSM_DSI_6G_VER_MINOR_V1_1_1 0x10010001
17 #define MSM_DSI_6G_VER_MINOR_V1_2 0x10020000
18 #define MSM_DSI_6G_VER_MINOR_V1_3 0x10030000
19 #define MSM_DSI_6G_VER_MINOR_V1_3_1 0x10030001
20 #define MSM_DSI_6G_VER_MINOR_V1_4_1 0x10040001
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/arm/
Darm,coresight-etb10.yaml82 reg = <0x20010000 0x1000>;
/kernel/linux/linux-5.10/drivers/hwmon/occ/
Dp8_i2c.c19 #define OCB_DATA1 0x6B035
20 #define OCB_ADDR 0x6B070
21 #define OCB_DATA3 0x6B075
24 #define OCC_SRAM_ADDR_CMD 0xFFFF6000
25 #define OCC_SRAM_ADDR_RESP 0xFFFF7000
27 #define OCC_DATA_ATTN 0x20010000
45 msgs[0].addr = client->addr; in p8_i2c_occ_getscom()
46 msgs[0].flags = client->flags & I2C_M_TEN; in p8_i2c_occ_getscom()
47 msgs[0].len = sizeof(u32); in p8_i2c_occ_getscom()
49 msgs[0].buf = (char *)&address; in p8_i2c_occ_getscom()
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/cavium/thunder/
Dnic_reg.h13 #define NIC_PF_CFG (0x0000)
14 #define NIC_PF_STATUS (0x0010)
15 #define NIC_PF_INTR_TIMER_CFG (0x0030)
16 #define NIC_PF_BIST_STATUS (0x0040)
17 #define NIC_PF_SOFT_RESET (0x0050)
18 #define NIC_PF_TCP_TIMER (0x0060)
19 #define NIC_PF_BP_CFG (0x0080)
20 #define NIC_PF_RRM_CFG (0x0088)
21 #define NIC_PF_CQM_CFG (0x00A0)
22 #define NIC_PF_CNM_CF (0x00A8)
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/cavium/thunder/
Dnic_reg.h13 #define NIC_PF_CFG (0x0000)
14 #define NIC_PF_STATUS (0x0010)
15 #define NIC_PF_INTR_TIMER_CFG (0x0030)
16 #define NIC_PF_BIST_STATUS (0x0040)
17 #define NIC_PF_SOFT_RESET (0x0050)
18 #define NIC_PF_TCP_TIMER (0x0060)
19 #define NIC_PF_BP_CFG (0x0080)
20 #define NIC_PF_RRM_CFG (0x0088)
21 #define NIC_PF_CQM_CFG (0x00A0)
22 #define NIC_PF_CNM_CF (0x00A8)
[all …]
/kernel/linux/linux-6.6/drivers/hwmon/occ/
Dp8_i2c.c19 #define OCB_DATA1 0x6B035
20 #define OCB_ADDR 0x6B070
21 #define OCB_DATA3 0x6B075
24 #define OCC_SRAM_ADDR_CMD 0xFFFF6000
25 #define OCC_SRAM_ADDR_RESP 0xFFFF7000
27 #define OCC_DATA_ATTN 0x20010000
45 msgs[0].addr = client->addr; in p8_i2c_occ_getscom()
46 msgs[0].flags = client->flags & I2C_M_TEN; in p8_i2c_occ_getscom()
47 msgs[0].len = sizeof(u32); in p8_i2c_occ_getscom()
49 msgs[0].buf = (char *)&address; in p8_i2c_occ_getscom()
[all …]
/kernel/liteos_m/testsuites/src/
DosTest.c73 UINT32 g_loopCycle = 0xFFFFF;
75 UINT32 g_passResult = 0;
76 UINT32 g_failResult = 0;
80 UINT32 g_testTaskIdArray[LOSCFG_BASE_CORE_TSK_LIMIT] = {0};
81 UINT32 g_uwGetTickConsume = 0;
85 #define TST_RAMADDRSTART 0x20000000
86 #define TST_RAMADDREND 0x20010000
92 UINT32 swTmrCnt = 0; in SwtmrCountGetTest()
98 for (loop = 0; loop < LOSCFG_BASE_CORE_SWTMR_LIMIT; loop++, swTmrCB++) { in SwtmrCountGetTest()
116 UINT32 count = 0; in QueueUsedCountGet()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/
Dcoresight.txt156 reg = <0 0x20010000 0 0x1000>;
162 etb_in_port: endpoint@0 {
171 reg = <0 0x20030000 0 0x1000>;
177 tpiu_in_port: endpoint@0 {
186 reg = <0 0x20070000 0 0x1000>;
216 #size-cells = <0>;
219 port@0 {
220 reg = <0>;
262 #size-cells = <0>;
264 port@0 {
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dramgf100.c112 u32 part = nvkm_rd32(device, 0x022438), i; in gf100_ram_train()
113 u32 mask = nvkm_rd32(device, 0x022554); in gf100_ram_train()
114 u32 addr = 0x110974; in gf100_ram_train()
116 ram_wr32(fuc, 0x10f910, magic); in gf100_ram_train()
117 ram_wr32(fuc, 0x10f914, magic); in gf100_ram_train()
119 for (i = 0; (magic & 0x80000000) && i < part; addr += 0x1000, i++) { in gf100_ram_train()
122 ram_wait(fuc, addr, 0x0000000f, 0x00000000, 500000); in gf100_ram_train()
149 if (!rammap.data || ver != 0x10 || rammap.size < 0x0e) { in gf100_ram_calc()
162 if (!ramcfg.data || ver != 0x10 || ramcfg.size < 0x0e) { in gf100_ram_calc()
168 strap = nvbios_rd08(bios, ramcfg.data + 0x01); in gf100_ram_calc()
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dramgf100.c112 u32 part = nvkm_rd32(device, 0x022438), i; in gf100_ram_train()
113 u32 mask = nvkm_rd32(device, 0x022554); in gf100_ram_train()
114 u32 addr = 0x110974; in gf100_ram_train()
116 ram_wr32(fuc, 0x10f910, magic); in gf100_ram_train()
117 ram_wr32(fuc, 0x10f914, magic); in gf100_ram_train()
119 for (i = 0; (magic & 0x80000000) && i < part; addr += 0x1000, i++) { in gf100_ram_train()
122 ram_wait(fuc, addr, 0x0000000f, 0x00000000, 500000); in gf100_ram_train()
149 if (!rammap.data || ver != 0x10 || rammap.size < 0x0e) { in gf100_ram_calc()
162 if (!ramcfg.data || ver != 0x10 || ramcfg.size < 0x0e) { in gf100_ram_calc()
168 strap = nvbios_rd08(bios, ramcfg.data + 0x01); in gf100_ram_calc()
[all …]
/kernel/linux/linux-5.10/drivers/fsi/
Dfsi-occ.c27 #define OCC_SRAM_CMD_ADDR 0xFFFBE000
28 #define OCC_SRAM_RSP_ADDR 0xFFFBF000
94 return 0; in occ_open()
101 ssize_t rc = 0; in occ_read()
135 u16 checksum = 0; in occ_write()
151 cmd[0] = 1; in occ_write()
156 * byte 0: command type in occ_write()
173 for (i = 0; i < data_length + 4; ++i) in occ_write()
177 cmd[data_length + 5] = checksum & 0xFF; in occ_write()
188 client->read_offset = 0; in occ_write()
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/arm/
Dvexpress-v2p-ca15_a7.dts16 arm,hbi = <0x249>;
17 arm,vexpress,site = <0xf>;
36 #size-cells = <0>;
38 cpu0: cpu@0 {
41 reg = <0>;
61 reg = <0x100>;
71 reg = <0x101>;
81 reg = <0x102>;
109 reg = <0 0x80000000 0 0x40000000>;
117 /* Chipselect 2 is physically at 0x18000000 */
[all …]
/kernel/linux/linux-5.10/drivers/staging/media/hantro/
Dhantro_h264.c39 0x14f10236, 0x034a14f1, 0x0236034a, 0xe47fe968, 0xfa35ff36, 0x07330000,
40 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
41 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
42 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
43 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
44 0x0029003f, 0x003f003f, 0xf7530456, 0x0061f948, 0x0d29033e, 0x000b0137,
45 0x0045ef7f, 0xf3660052, 0xf94aeb6b, 0xe57fe17f, 0xe87fee5f, 0xe57feb72,
46 0xe27fef7b, 0xf473f07a, 0xf573f43f, 0xfe44f154, 0xf368fd46, 0xf85df65a,
47 0xe27fff4a, 0xfa61f95b, 0xec7ffc38, 0xfb52f94c, 0xea7df95d, 0xf557fd4d,
48 0xfb47fc3f, 0xfc44f454, 0xf93ef941, 0x083d0538, 0xfe420140, 0x003dfe4e,
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dvexpress-v2p-ca15_a7.dts16 arm,hbi = <0x249>;
17 arm,vexpress,site = <0xf>;
36 #size-cells = <0>;
38 cpu0: cpu@0 {
41 reg = <0>;
61 reg = <0x100>;
71 reg = <0x101>;
81 reg = <0x102>;
109 reg = <0 0x80000000 0 0x40000000>;
117 /* Chipselect 2 is physically at 0x18000000 */
[all …]
Drk3188.dtsi18 #size-cells = <0>;
21 cpu0: cpu@0 {
25 reg = <0x0>;
35 reg = <0x1>;
43 reg = <0x2>;
51 reg = <0x3>;
104 reg = <0x10080000 0x8000>;
107 ranges = <0 0x10080000 0x8000>;
109 smp-sram@0 {
111 reg = <0x0 0x50>;
[all …]
Drk3066a.dtsi18 #size-cells = <0>;
21 cpu0: cpu@0 {
25 reg = <0x0>;
43 reg = <0x1>;
54 reg = <0x10080000 0x10000>;
57 ranges = <0 0x10080000 0x10000>;
59 smp-sram@0 {
61 reg = <0x0 0x50>;
67 reg = <0x1010c000 0x19c>;
82 #size-cells = <0>;
[all …]
/kernel/linux/linux-6.6/drivers/fsi/
Dfsi-occ.c29 #define OCC_P9_SRAM_CMD_ADDR 0xFFFBE000
30 #define OCC_P9_SRAM_RSP_ADDR 0xFFFBF000
32 #define OCC_P10_SRAM_CMD_ADDR 0xFFFFD000
33 #define OCC_P10_SRAM_RSP_ADDR 0xFFFFE000
35 #define OCC_P10_SRAM_MODE 0x58 /* Normal mode, OCB channel 2 */
104 return 0; in occ_open()
111 ssize_t rc = 0; in occ_read()
162 * byte 0: command type in occ_write()
187 client->read_offset = 0; in occ_write()
206 return 0; in occ_release()
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/arm/
Djuno-base.dtsi12 reg = <0x0 0x2a810000 0x0 0x10000>;
16 ranges = <0 0x0 0x2a820000 0x20000>;
21 reg = <0x10000 0x10000>;
27 reg = <0x0 0x2b1f0000 0x0 0x1000>;
39 reg = <0x0 0x2b400000 0x0 0x10000>;
51 reg = <0x0 0x2b500000 0x0 0x10000>;
62 reg = <0x0 0x2b600000 0x0 0x10000>;
68 power-domains = <&scpi_devpd 0>;
73 reg = <0x0 0x2c010000 0 0x1000>,
74 <0x0 0x2c02f000 0 0x2000>,
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/rockchip/
Drk3066a.dtsi18 #size-cells = <0>;
21 cpu0: cpu@0 {
25 reg = <0x0>;
42 reg = <0x1>;
53 reg = <0x10080000 0x10000>;
56 ranges = <0 0x10080000 0x10000>;
58 smp-sram@0 {
60 reg = <0x0 0x50>;
66 reg = <0x1010c000 0x19c>;
81 #size-cells = <0>;
[all …]
Drk3188.dtsi18 #size-cells = <0>;
21 cpu0: cpu@0 {
25 reg = <0x0>;
35 reg = <0x1>;
43 reg = <0x2>;
51 reg = <0x3>;
57 cpu0_opp_table: opp-table-0 {
104 reg = <0x10080000 0x8000>;
107 ranges = <0 0x10080000 0x8000>;
109 smp-sram@0 {
[all …]
/kernel/linux/linux-6.6/drivers/media/platform/verisilicon/
Dhantro_h264.c27 * indicates the status of the picture 0.
45 0x14f10236, 0x034a14f1, 0x0236034a, 0xe47fe968, 0xfa35ff36, 0x07330000,
46 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
47 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
48 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
49 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
50 0x0029003f, 0x003f003f, 0xf7530456, 0x0061f948, 0x0d29033e, 0x000b0137,
51 0x0045ef7f, 0xf3660052, 0xf94aeb6b, 0xe57fe17f, 0xe87fee5f, 0xe57feb72,
52 0xe27fef7b, 0xf473f07a, 0xf573f43f, 0xfe44f154, 0xf368fd46, 0xf85df65a,
53 0xe27fff4a, 0xfa61f95b, 0xec7ffc38, 0xfb52f94c, 0xea7df95d, 0xf557fd4d,
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/arm/
Djuno-base.dtsi12 reg = <0x0 0x2a810000 0x0 0x10000>;
16 ranges = <0 0x0 0x2a820000 0x20000>;
21 reg = <0x10000 0x10000>;
27 reg = <0x0 0x2b1f0000 0x0 0x1000>;
38 reg = <0x0 0x2b400000 0x0 0x10000>;
50 reg = <0x0 0x2b500000 0x0 0x10000>;
61 reg = <0x0 0x2b600000 0x0 0x10000>;
67 power-domains = <&scpi_devpd 0>;
72 reg = <0x0 0x2c010000 0 0x1000>,
73 <0x0 0x2c02f000 0 0x2000>,
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/ti/
Dk3-am62a-main.dtsi11 reg = <0x00 0x70000000 0x00 0x10000>;
14 ranges = <0x0 0x00 0x70000000 0x10000>;
19 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */
20 <0x00 0x01880000 0x00 0xc0000>, /* GICR */
21 <0x00 0x01880000 0x00 0xc0000>, /* GICR */
22 <0x01 0x00000000 0x00 0x2000>, /* GICC */
23 <0x01 0x00010000 0x00 0x1000>, /* GICH */
24 <0x01 0x00020000 0x00 0x2000>; /* GICV */
38 reg = <0x00 0x01820000 0x00 0x10000>;
39 socionext,synquacer-pre-its = <0x1000000 0x400000>;
[all …]
Dk3-am62-main.dtsi11 reg = <0x00 0x70000000 0x00 0x10000>;
14 ranges = <0x0 0x00 0x70000000 0x10000>;
24 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */
25 <0x00 0x01880000 0x00 0xc0000>, /* GICR */
26 <0x00 0x01880000 0x00 0xc0000>, /* GICR */
27 <0x01 0x00000000 0x00 0x2000>, /* GICC */
28 <0x01 0x00010000 0x00 0x1000>, /* GICH */
29 <0x01 0x00020000 0x00 0x2000>; /* GICV */
38 reg = <0x00 0x01820000 0x00 0x10000>;
39 socionext,synquacer-pre-its = <0x1000000 0x400000>;
[all …]

12