Searched +full:0 +full:x3200000 (Results 1 – 25 of 39) sorted by relevance
12
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/qcom/ |
| D | qru1000.dtsi | 13 reg = <0x0 0xa0000000 0x0 0x6400000>; 18 reg = <0x0 0xaea00000 0x0 0x6400000>; 23 reg = <0x0 0xb4e00000 0x0 0x3200000>;
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/ata/ |
| D | ahci-fsl-qoriq.txt | 17 reg = <0x0 0x3200000 0x0 0x10000>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/ata/ |
| D | ahci-fsl-qoriq.txt | 17 reg = <0x0 0x3200000 0x0 0x10000>;
|
| /kernel/liteos_a/fs/rootfs/ |
| D | los_rootfs.h | 52 #define ROOTFS_ADDR 0x600000 53 #define ROOTFS_SIZE 0x800000 54 #define USERFS_SIZE 0x80000 59 #define ROOTFS_ADDR 0x600000 60 #define ROOTFS_SIZE 0x800000 61 #define USERFS_SIZE 0x80000 72 #define ROOTFS_ADDR 0xA00000 73 #define ROOTFS_SIZE 0x1400000 74 #define USERFS_SIZE 0x3200000 76 #define PATCH_SIZE 0x200000
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/sound/ |
| D | qcom,lpass-rx-macro.yaml | 28 const: 0 120 reg = <0x3200000 0x1000>; 122 #clock-cells = <0>; 123 clocks = <&audiocc 0>,
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | armada-385-linksys-shelby.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
| D | armada-385-linksys-caiman.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
| D | armada-385-linksys-cobra.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
| D | armada-xp-linksys-mamba.dts | 6 * remaps internal registers at 0xf1000000. Therefore, if earlyprintk 34 memory@0 { 36 reg = <0x00000000 0x00000000 0x00000000 0x10000000>; /* 256MB */ 40 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000 41 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000 42 MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000 43 MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000 44 MBUS_ID(0x0c, 0x04) 0 0 0xf1200000 0x100000>; 64 pinctrl-0 = <&ge0_rgmii_pins>; 69 bm,pool-long = <0>; [all …]
|
| D | ls1021a.dtsi | 74 #size-cells = <0>; 79 reg = <0xf00>; 80 clocks = <&clockgen 1 0>; 87 reg = <0xf01>; 88 clocks = <&clockgen 1 0>; 95 reg = <0x0 0x0 0x0 0x0>; 100 #clock-cells = <0>; 123 offset = <0xb0>; 124 mask = <0x02>; 137 reg = <0x0 0x1080000 0x0 0x1000>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/marvell/ |
| D | armada-385-linksys-cobra.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
| D | armada-385-linksys-caiman.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
| D | armada-385-linksys-shelby.dts | 18 wan_amber@0 { 20 reg = <0x0>; 25 reg = <0x1>; 30 reg = <0x2>; 35 reg = <0x3>; 40 reg = <0x5>; 45 reg = <0x6>; 50 reg = <0x7>; 55 reg = <0x8>; 60 reg = <0x9>; [all …]
|
| D | armada-xp-linksys-mamba.dts | 6 * remaps internal registers at 0xf1000000. Therefore, if earlyprintk 34 memory@0 { 36 reg = <0x00000000 0x00000000 0x00000000 0x10000000>; /* 256MB */ 40 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000 41 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000 42 MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000 43 MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000 44 MBUS_ID(0x0c, 0x04) 0 0 0xf1200000 0x100000>; 64 pinctrl-0 = <&ge0_rgmii_pins>; 69 bm,pool-long = <0>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/qcom/ |
| D | qcom-sdx65-mtp.dts | 16 qcom,board-id = <0x2010008 0x302>; 33 reg = <0x8c400000 0x3200000>; 38 reg = <0x8fced000 0x10000>; 43 reg = <0x90800000 0x10000000>; 68 regulators-0 { 254 pinctrl-0 = <&pcie_ep_clkreq_default 279 nand@0 { 280 reg = <0>; 286 secure-regions = /bits/ 64 <0x500000 0x500000 287 0xa00000 0xb00000>;
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/freescale/ |
| D | fsl-ls1012a.dtsi | 32 #size-cells = <0>; 34 cpu0: cpu@0 { 37 reg = <0x0>; 38 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 54 arm,psci-suspend-param = <0x0>; 63 #clock-cells = <0>; 70 #clock-cells = <0>; 85 interrupts = <0 106 IRQ_TYPE_LEVEL_HIGH>; 92 reg = <0x0 0x1401000 0 0x1000>, /* GICD */ 93 <0x0 0x1402000 0 0x2000>, /* GICC */ [all …]
|
| D | fsl-ls1046a.dtsi | 38 #size-cells = <0>; 40 cpu0: cpu@0 { 43 reg = <0x0>; 44 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 53 reg = <0x1>; 54 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 63 reg = <0x2>; 64 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 73 reg = <0x3>; 74 clocks = <&clockgen QORIQ_CLK_CMUX 0>; [all …]
|
| D | fsl-ls1043a.dtsi | 37 #size-cells = <0>; 45 cpu0: cpu@0 { 48 reg = <0x0>; 49 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 58 reg = <0x1>; 59 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 68 reg = <0x2>; 69 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 78 reg = <0x3>; 79 clocks = <&clockgen QORIQ_CLK_CMUX 0>; [all …]
|
| D | fsl-ls1088a.dtsi | 27 #size-cells = <0>; 30 cpu0: cpu@0 { 33 reg = <0x0>; 34 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 42 reg = <0x1>; 43 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 51 reg = <0x2>; 52 clocks = <&clockgen QORIQ_CLK_CMUX 0>; 60 reg = <0x3>; 61 clocks = <&clockgen QORIQ_CLK_CMUX 0>; [all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/ |
| D | fsl-ls1012a.dtsi | 31 #size-cells = <0>; 33 cpu0: cpu@0 { 36 reg = <0x0>; 37 clocks = <&clockgen 1 0>; 53 arm,psci-suspend-param = <0x0>; 62 #clock-cells = <0>; 69 #clock-cells = <0>; 84 interrupts = <0 106 IRQ_TYPE_LEVEL_HIGH>; 91 reg = <0x0 0x1401000 0 0x1000>, /* GICD */ 92 <0x0 0x1402000 0 0x2000>, /* GICC */ [all …]
|
| D | fsl-ls1088a.dtsi | 26 #size-cells = <0>; 29 cpu0: cpu@0 { 32 reg = <0x0>; 33 clocks = <&clockgen 1 0>; 41 reg = <0x1>; 42 clocks = <&clockgen 1 0>; 50 reg = <0x2>; 51 clocks = <&clockgen 1 0>; 59 reg = <0x3>; 60 clocks = <&clockgen 1 0>; [all …]
|
| D | fsl-ls1046a.dtsi | 36 #size-cells = <0>; 38 cpu0: cpu@0 { 41 reg = <0x0>; 42 clocks = <&clockgen 1 0>; 51 reg = <0x1>; 52 clocks = <&clockgen 1 0>; 61 reg = <0x2>; 62 clocks = <&clockgen 1 0>; 71 reg = <0x3>; 72 clocks = <&clockgen 1 0>; [all …]
|
| D | fsl-ls1043a.dtsi | 35 #size-cells = <0>; 43 cpu0: cpu@0 { 46 reg = <0x0>; 47 clocks = <&clockgen 1 0>; 56 reg = <0x1>; 57 clocks = <&clockgen 1 0>; 66 reg = <0x2>; 67 clocks = <&clockgen 1 0>; 76 reg = <0x3>; 77 clocks = <&clockgen 1 0>; [all …]
|
| D | fsl-ls208xa.dtsi | 32 #size-cells = <0>; 37 reg = <0x00000000 0x80000000 0 0x80000000>; 43 #clock-cells = <0>; 50 reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ 51 <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */ 52 <0x0 0x0c0c0000 0 0x2000>, /* GICC */ 53 <0x0 0x0c0d0000 0 0x1000>, /* GICH */ 54 <0x0 0x0c0e0000 0 0x20000>; /* GICV */ 60 interrupts = <1 9 0x4>; 65 reg = <0x0 0x6020000 0 0x20000>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/ls/ |
| D | ls1021a.dtsi | 31 #size-cells = <0>; 36 reg = <0xf00>; 37 clocks = <&clockgen 1 0>; 44 reg = <0xf01>; 45 clocks = <&clockgen 1 0>; 50 memory@0 { 52 reg = <0x0 0x0 0x0 0x0>; 57 #clock-cells = <0>; 80 offset = <0xb0>; 81 mask = <0x02>; [all …]
|
12