Home
last modified time | relevance | path

Searched +full:0 +full:x596e8000 (Results 1 – 7 of 7) sorted by relevance

/kernel/linux/linux-6.6/arch/arm64/boot/dts/freescale/
Dimx8-ss-audio.dtsi14 ranges = <0x59000000 0x0 0x59000000 0x1000000>;
18 #clock-cells = <0>;
25 reg = <0x59580000 0x10000>;
40 reg = <0x59590000 0x10000>;
50 reg = <0x596e8000 0x88000>;
61 mboxes = <&lsio_mu13 2 0>,
63 <&lsio_mu13 3 0>,
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/dsp/
Dfsl,dsp.yaml81 reg = <0x596e8000 0x88000>;
91 mboxes = <&lsio_mu13 2 0>, <&lsio_mu13 2 1>, <&lsio_mu13 3 0>, <&lsio_mu13 3 1>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/dsp/
Dfsl,dsp.yaml155 reg = <0x596e8000 0x88000>;
165 mboxes = <&lsio_mu13 2 0>, <&lsio_mu13 2 1>, <&lsio_mu13 3 0>, <&lsio_mu13 3 1>;
171 reg = <0x92400000 0x1000000>;
175 reg = <0x942f0000 0x8000>;
179 reg = <0x942f8000 0x8000>;
184 reg = <0x94300000 0x100000>;
190 reg = <0x3b6e8000 0x88000>;
199 mboxes = <&mu2 0 0>,
200 <&mu2 1 0>,
201 <&mu2 3 0>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/mailbox/
Darm,mhuv2.yaml74 version MHUv2.0, but the later versions do have it.
96 The first field of a tuple signifies the transfer protocol, 0 is reserved
114 arm,mhuv2-protocols = <0 2>, <1 1>, <1 5>, <1 7>;
126 - enum: [ 0, 1 ]
127 - minimum: 0
136 relevant in doorbell protocol, should be 0 otherwise) represents the
142 mboxes = <&mhu 0 5>; // Channel Window Group 0, doorbell 5.
144 mboxes = <&mhu 2 0>; // Channel Window Group 2, data transfer protocol with 1 window.
145 mboxes = <&mhu 3 0>; // Channel Window Group 3, data transfer protocol with 5 windows.
146 mboxes = <&mhu 4 0>; // Channel Window Group 4, data transfer protocol with 7 windows.
[all …]
/kernel/linux/linux-6.6/drivers/remoteproc/
Dimx_dsp_rproc.c36 …"There is no mailbox between cores, so ignore remote proc reply after start, default is 0 (off).");
38 #define REMOTE_IS_READY BIT(0)
49 #define IMX8M_DAP_DEBUG 0x28800000
51 #define IMX8M_DAP_PWRCTL (0x4000 + 0x3020)
55 #define IMX8M_AudioDSP_REG0 0x100
56 #define IMX8M_AudioDSP_REG1 0x104
57 #define IMX8M_AudioDSP_REG2 0x108
58 #define IMX8M_AudioDSP_REG3 0x10c
64 #define IMX8ULP_SIM_LPAV_REG_SYSCTRL0 0x8
73 #define IMX8ULP_SIP_HIFI_XRDC 0xc200000e
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/
Dimx8qxp.dtsi52 #size-cells = <0>;
55 A35_0: cpu@0 {
58 reg = <0x0 0x0>;
69 reg = <0x0 0x1>;
80 reg = <0x0 0x2>;
91 reg = <0x0 0x3>;
124 reg = <0x0 0x51a00000 0 0x10000>, /* GIC Dist */
125 <0x0 0x51b00000 0 0xc0000>; /* GICR (RD_base + SGI_base) */
137 reg = <0 0x92400000 0 0x2000000>;
157 mboxes = <&lsio_mu1 0 0
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/
D0001_linux_arch.patch116 @@ -0,0 +1,8 @@
130 @@ -0,0 +1,672 @@
143 + ranges = <0x59000000 0x0 0x59000000 0x1000000>;
147 + #clock-cells = <0>;
154 + reg = <0x591f0000 0x10000>,
155 + <0x59200000 0x10000>, /* asrc0 */
156 + <0x59210000 0x10000>,
157 + <0x59220000 0x10000>,
158 + <0x59230000 0x10000>,
159 + <0x59240000 0x10000>,
[all …]