Home
last modified time | relevance | path

Searched full:clk_tmu (Results 1 – 19 of 19) sorted by relevance

/kernel/linux/linux-6.6/arch/arm/boot/dts/samsung/
Dexynos5410.dtsi94 clocks = <&clock CLK_TMU>;
103 clocks = <&clock CLK_TMU>;
112 clocks = <&clock CLK_TMU>;
121 clocks = <&clock CLK_TMU>;
Dexynos5420.dtsi945 clocks = <&clock CLK_TMU>;
954 clocks = <&clock CLK_TMU>;
963 clocks = <&clock CLK_TMU>, <&clock CLK_TMU>;
972 clocks = <&clock CLK_TMU>, <&clock CLK_TMU_GPU>;
981 clocks = <&clock CLK_TMU_GPU>, <&clock CLK_TMU>;
Dexynos5250.dtsi389 clocks = <&clock CLK_TMU>;
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dexynos5410.dtsi94 clocks = <&clock CLK_TMU>;
103 clocks = <&clock CLK_TMU>;
112 clocks = <&clock CLK_TMU>;
121 clocks = <&clock CLK_TMU>;
Dexynos5420.dtsi852 clocks = <&clock CLK_TMU>;
861 clocks = <&clock CLK_TMU>;
870 clocks = <&clock CLK_TMU>, <&clock CLK_TMU>;
879 clocks = <&clock CLK_TMU>, <&clock CLK_TMU_GPU>;
888 clocks = <&clock CLK_TMU_GPU>, <&clock CLK_TMU>;
Dexynos5250.dtsi371 clocks = <&clock CLK_TMU>;
/kernel/linux/linux-6.6/include/dt-bindings/clock/
Dexynos5410.h53 #define CLK_TMU 318 macro
Dexynos5250.h142 #define CLK_TMU 338 macro
Dexynos5420.h111 #define CLK_TMU 318 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
Dexynos5410.h53 #define CLK_TMU 318 macro
Dexynos5250.h141 #define CLK_TMU 338 macro
Dexynos5420.h111 #define CLK_TMU 318 macro
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/thermal/
Dsamsung,exynos-thermal.yaml167 clocks = <&clock 318>, <&clock 318>; /* CLK_TMU */
/kernel/linux/linux-5.10/drivers/clk/samsung/
Dclk-exynos5410.c170 GATE(CLK_TMU, "tmu", "aclk66", GATE_IP_PERIS, 21, 0, 0),
Dclk-exynos5250.c628 GATE(CLK_TMU, "tmu", "div_aclk66", GATE_IP_PERIS, 21, 0, 0),
Dclk-exynos5420.c1126 GATE(CLK_TMU, "tmu", "aclk66_psgen", GATE_IP_PERIS, 21, 0, 0),
/kernel/linux/linux-6.6/drivers/clk/samsung/
Dclk-exynos5410.c173 GATE(CLK_TMU, "tmu", "aclk66", GATE_IP_PERIS, 21, 0, 0),
Dclk-exynos5250.c631 GATE(CLK_TMU, "tmu", "div_aclk66", GATE_IP_PERIS, 21, 0, 0),
Dclk-exynos5420.c1129 GATE(CLK_TMU, "tmu", "aclk66_psgen", GATE_IP_PERIS, 21, 0, 0),