Home
last modified time | relevance | path

Searched full:clk_top_syspll3_d2 (Results 1 – 25 of 44) sorted by relevance

12

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/spi/
Dspi-mt65xx.txt28 - <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ.
59 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/spi/
Dmediatek,spi-mt65xx.yaml107 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
/kernel/linux/linux-5.10/include/dt-bindings/clock/
Dmt7629-clk.h43 #define CLK_TOP_SYSPLL3_D2 33 macro
Dmt7622-clk.h37 #define CLK_TOP_SYSPLL3_D2 25 macro
Dmt6797-clk.h57 #define CLK_TOP_SYSPLL3_D2 47 macro
Dmt8173-clk.h62 #define CLK_TOP_SYSPLL3_D2 52 macro
Dmt6765-clk.h46 #define CLK_TOP_SYSPLL3_D2 11 macro
Dmt2712-clk.h45 #define CLK_TOP_SYSPLL3_D2 14 macro
Dmt2701-clk.h23 #define CLK_TOP_SYSPLL3_D2 13 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
Dmt7629-clk.h43 #define CLK_TOP_SYSPLL3_D2 33 macro
Dmediatek,mt6795-clk.h60 #define CLK_TOP_SYSPLL3_D2 49 macro
Dmt7622-clk.h37 #define CLK_TOP_SYSPLL3_D2 25 macro
Dmt6797-clk.h57 #define CLK_TOP_SYSPLL3_D2 47 macro
Dmt6765-clk.h46 #define CLK_TOP_SYSPLL3_D2 11 macro
Dmt8173-clk.h62 #define CLK_TOP_SYSPLL3_D2 52 macro
Dmediatek,mt8365-clk.h26 #define CLK_TOP_SYSPLL3_D2 16 macro
Dmt2712-clk.h45 #define CLK_TOP_SYSPLL3_D2 14 macro
Dmt2701-clk.h23 #define CLK_TOP_SYSPLL3_D2 13 macro
/kernel/linux/linux-6.6/arch/arm/boot/dts/mediatek/
Dmt2701.dtsi342 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
402 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
415 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
Dmt7623.dtsi487 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
566 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
580 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dmt2701.dtsi343 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
403 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
416 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
Dmt7623.dtsi488 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
567 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
581 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
/kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/
Dmt7622.dtsi492 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
574 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
/kernel/linux/linux-6.6/arch/arm64/boot/dts/mediatek/
Dmt7622.dtsi500 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
593 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
/kernel/linux/linux-6.6/drivers/clk/mediatek/
Dclk-mt7622.c279 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "mainpll", 1, 10),

12