Searched full:mx8qxp (Results 1 – 25 of 51) sorted by relevance
123
| /kernel/linux/linux-6.6/drivers/gpu/drm/bridge/imx/ |
| D | Kconfig | 17 tristate "Freescale i.MX8QXP LVDS display bridge"
24 Freescale i.MX8qxp processor. Official name of LDB is pixel mapper.
45 tristate "Freescale i.MX8QXP pixel link to display pixel interface"
50 found in Freescale i.MX8qxp processor.
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/bridge/ |
| D | fsl,imx8qxp-pxl2dpi.yaml | 7 title: Freescale i.MX8qxp Pixel Link to Display Pixel Interface
13 The Freescale i.MX8qxp Pixel Link to Display Pixel Interface(PXL2DPI)
19 The i.MX8qxp PXL2DPI is controlled by Control and Status Registers(CSR) module.
|
| D | fsl,imx8qxp-ldb.yaml | 19 For i.MX8qxp LDB, each channel supports up to 24bpp parallel input color
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/bus/ |
| D | fsl,imx8qxp-pixel-link-msi-bus.yaml | 7 title: Freescale i.MX8qxp Pixel Link Medium Speed Interconnect (MSI) Bus
13 i.MX8qxp pixel link MSI bus is used to control settings of PHYs, I/Os
18 i.MX8qxp pixel link MSI bus is a simple memory-mapped bus. Two input clocks,
|
| /kernel/linux/linux-6.6/drivers/firmware/imx/ |
| D | Kconfig | 8 DSP exists on some i.MX8 processors (e.g i.MX8QM, i.MX8QXP).
|
| D | imx-scu-soc.c | 87 return "i.MX8QXP"; in imx_scu_soc_name()
|
| /kernel/linux/linux-5.10/drivers/firmware/imx/ |
| D | Kconfig | 8 DSP exists on some i.MX8 processors (e.g i.MX8QM, i.MX8QXP).
|
| /kernel/linux/linux-6.6/drivers/media/platform/nxp/imx8-isi/ |
| D | imx8-isi-core.h | 3 * V4L2 Capture ISI subdev for i.MX8QXP/QM platform
5 * ISI is a Image Sensor Interface of i.MX8QXP/QM platform, which
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ |
| D | imx8qxp-lpcg.yaml | 7 title: NXP i.MX8QXP LPCG (Low-Power Clock Gating) Clock bindings
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/phy/ |
| D | mixel,mipi-dsi-phy.yaml | 17 The Mixel PHY IP block found on i.MX8qxp is a combo PHY that can work
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/media/ |
| D | nxp,imx8-jpeg.yaml | 7 title: i.MX8QXP/QM JPEG decoder/encoder
|
| D | amphion,vpu.yaml | 53 separately. NXP i.MX8QM SoC has one decoder and two encoder, i.MX8QXP SoC
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/ |
| D | imx8qxp-lpcg.yaml | 7 title: NXP i.MX8QXP LPCG (Low-Power Clock Gating) Clock
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/ |
| D | fsl.yaml | 464 - description: i.MX8QXP based Boards
467 - einfochips,imx8qxp-ai_ml # i.MX8QXP AI_ML Board
468 - fsl,imx8qxp-mek # i.MX8QXP MEK Board
|
| /kernel/linux/linux-6.6/drivers/media/platform/nxp/imx-jpeg/ |
| D | mxc-jpeg.h | 3 * i.MX8QXP/i.MX8QM JPEG encoder/decoder v4l2 driver
|
| D | mxc-jpeg-hw.h | 3 * i.MX8QXP/i.MX8QM JPEG encoder/decoder v4l2 driver
|
| D | mxc-jpeg-hw.c | 3 * i.MX8QXP/i.MX8QM JPEG encoder/decoder v4l2 driver
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/ |
| D | imx8qxp-ai_ml.dts | 12 model = "Einfochips i.MX8QXP AI_ML";
|
| D | imx8qxp-mek.dts | 11 model = "Freescale i.MX8QXP MEK";
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/freescale/ |
| D | imx8qxp-ai_ml.dts | 12 model = "Einfochips i.MX8QXP AI_ML";
|
| D | imx8qxp-mek.dts | 12 model = "Freescale i.MX8QXP MEK";
|
| /kernel/linux/linux-5.10/drivers/pinctrl/freescale/ |
| D | pinctrl-imx8qxp.c | 239 MODULE_DESCRIPTION("NXP i.MX8QXP pinctrl driver");
|
| /kernel/linux/linux-6.6/drivers/pinctrl/freescale/ |
| D | pinctrl-imx8qxp.c | 240 MODULE_DESCRIPTION("NXP i.MX8QXP pinctrl driver");
|
| /kernel/linux/linux-5.10/drivers/clk/imx/ |
| D | clk-imx8qxp.c | 157 MODULE_DESCRIPTION("NXP i.MX8QXP clock driver");
|
| /kernel/linux/linux-5.10/sound/soc/fsl/ |
| D | fsl_mqs.c | 191 * But in i.MX8QM/i.MX8QXP the control register is moved in fsl_mqs_probe()
|
123