Home
last modified time | relevance | path

Searched full:ephy (Results 1 – 25 of 114) sorted by relevance

12345

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/pinctrl/
Dlantiq,pinctrl-xway.txt48 clkout1, clkout2, mdio, dfe led0, dfe led1, ephy led0, ephy led1, ephy led2
51 spi, asc, cgu, jtag, exin, stp, gpt, mdio, ephy, dfe
101 spi, usif, cgu, exin, stp, ebu, mdio, dfe, ephy
Dmediatek,mt7620-pinctrl.yaml38 enum: [ephy, gpio, gpio i2s, gpio uartf, i2c, i2s uartf, mdio, nand,
56 const: ephy
60 enum: [ephy]
69 enum: [ephy, i2c, mdio, nd_sd, pa, pcie, rgmii1, rgmii2, spi,
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dlantiq,pinctrl-xway.txt75 clkout1, clkout2, mdio, dfe led0, dfe led1, ephy led0, ephy led1, ephy led2
78 spi, asc, cgu, jtag, exin, stp, gpt, mdio, ephy, dfe
128 spi, usif, cgu, exin, stp, ebu, mdio, dfe, ephy
/kernel/linux/linux-6.6/drivers/pinctrl/
Dpinctrl-xway.c117 MFP_XWAY(GPIO2, GPIO, STP, DFE, EPHY),
118 MFP_XWAY(GPIO3, GPIO, STP, EPHY, EBU),
119 MFP_XWAY(GPIO4, GPIO, GPT, EPHY, MII),
204 GRP_MUX("ephy led0", EPHY, ase_pins_ephy_led0),
205 GRP_MUX("ephy led1", EPHY, ase_pins_ephy_led1),
206 GRP_MUX("ephy led2", EPHY, ase_pins_ephy_led2),
215 static const char * const ase_ephy_grps[] = {"ephy led0", "ephy led1",
216 "ephy led2"};
234 {"ephy", ARRAY_AND_SIZE(ase_ephy_grps)},
887 MFP_XWAY(GPIO0, GPIO, EXIN, EPHY, NONE),
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/leds/
Dleds-bcm6328.yaml125 /* BCM6328 with 4 EPHY LEDs */
267 /* BCM6362 with 1 LED for each EPHY */
340 ephy@4 {
355 /* BCM6362 with EPHY LEDs swapped */
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/leds/
Dleds-bcm6328.txt73 Scenario 1 : BCM6328 with 4 EPHY LEDs
195 Scenario 3 : BCM6362 with 1 LED for each EPHY
261 ephy@4 {
275 Scenario 5 : BCM6362 with EPHY LEDs swapped
/kernel/linux/linux-6.6/arch/mips/bcm63xx/
Dclk.c428 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
458 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
472 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
486 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
502 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
/kernel/linux/linux-5.10/arch/mips/bcm63xx/
Dclk.c428 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
458 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
472 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
486 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
502 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
/kernel/linux/linux-6.6/drivers/net/ethernet/broadcom/
Db44.h11 #define DEVCTRL_IPP 0x00000400 /* Internal EPHY Present */
12 #define DEVCTRL_EPR 0x00008000 /* EPHY Reset */
60 #define MAC_CTRL_PHY_PDOWN 0x00000004 /* Onchip EPHY Powerdown */
61 #define MAC_CTRL_PHY_EDET 0x00000008 /* Onchip EPHY Energy Detected */
62 #define MAC_CTRL_PHY_LEDCTRL 0x000000e0 /* Onchip EPHY LED Control */
/kernel/linux/linux-5.10/drivers/net/ethernet/broadcom/
Db44.h11 #define DEVCTRL_IPP 0x00000400 /* Internal EPHY Present */
12 #define DEVCTRL_EPR 0x00008000 /* EPHY Reset */
60 #define MAC_CTRL_PHY_PDOWN 0x00000004 /* Onchip EPHY Powerdown */
61 #define MAC_CTRL_PHY_EDET 0x00000008 /* Onchip EPHY Energy Detected */
62 #define MAC_CTRL_PHY_LEDCTRL 0x000000e0 /* Onchip EPHY LED Control */
/kernel/linux/linux-5.10/drivers/pinctrl/
Dpinctrl-xway.c354 MFP_XWAY(GPIO2, GPIO, STP, DFE, EPHY),
355 MFP_XWAY(GPIO3, GPIO, STP, EPHY, EBU),
356 MFP_XWAY(GPIO4, GPIO, GPT, EPHY, MII),
441 GRP_MUX("ephy led0", EPHY, ase_pins_ephy_led0),
442 GRP_MUX("ephy led1", EPHY, ase_pins_ephy_led1),
443 GRP_MUX("ephy led2", EPHY, ase_pins_ephy_led2),
452 static const char * const ase_ephy_grps[] = {"ephy led0", "ephy led1",
453 "ephy led2"};
471 {"ephy", ARRAY_AND_SIZE(ase_ephy_grps)},
1124 MFP_XWAY(GPIO0, GPIO, EXIN, EPHY, NONE),
[all …]
/kernel/linux/linux-6.6/drivers/pinctrl/mediatek/
Dpinctrl-mt7620.c64 static struct mtmips_pmx_func ephy_grp[] = { FUNC("ephy", 0, 40, 5) };
108 GRP("ephy", ephy_grp, 1, MT7620_GPIO_MODE_EPHY),
/kernel/linux/linux-6.6/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-sun8i.c62 * @ephy_clk: reference to the optional EPHY clock for the internal PHY
64 * @rst_ephy: reference to the optional EPHY reset for the internal PHY
260 /* H3 specific bits for EPHY */
837 /* Make sure the EPHY is properly reseted, as U-Boot may leave in sun8i_dwmac_power_internal_phy()
840 * This assumes the driver has exclusive access to the EPHY reset. in sun8i_dwmac_power_internal_phy()
958 /* Force EPHY xtal frequency to 24MHz. */ in sun8i_dwmac_set_syscon()
/kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-sun8i.c61 * @ephy_clk: reference to the optional EPHY clock for the internal PHY
63 * @rst_ephy: reference to the optional EPHY reset for the internal PHY
244 /* H3 specific bits for EPHY */
806 /* Make sure the EPHY is properly reseted, as U-Boot may leave in sun8i_dwmac_power_internal_phy()
928 /* Force EPHY xtal frequency to 24MHz. */ in sun8i_dwmac_set_syscon()
/kernel/linux/linux-6.6/arch/arm/boot/dts/allwinner/
Dsun8i-a83t-cubietruck-plus.dts361 regulator-name = "ephy-io";
373 regulator-name = "ephy";
Dsun8i-s3-pinecube.dts169 regulator-name = "vdd-sys-cpu-ephy";
/kernel/linux/linux-6.6/drivers/clk/bcm/
Dclk-bcm63xx-gate.c79 .name = "ephy",
280 .name = "ephy",
/kernel/linux/linux-5.10/drivers/clk/bcm/
Dclk-bcm63xx-gate.c80 .name = "ephy",
281 .name = "ephy",
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dsun8i-a83t-cubietruck-plus.dts361 regulator-name = "ephy-io";
373 regulator-name = "ephy";
Dmt7629-rfb.dts160 ephy_leds_pins: ephy-leds-pins {
Dsun8i-s3-pinecube.dts176 regulator-name = "vdd-sys-cpu-ephy";
/kernel/linux/linux-6.6/drivers/net/phy/
Drockchip.c177 .name = "Rockchip integrated EPHY",
/kernel/linux/linux-5.10/drivers/net/phy/
Drockchip.c177 .name = "Rockchip integrated EPHY",
/kernel/linux/linux-6.6/arch/arm/boot/dts/mediatek/
Dmt7629-rfb.dts161 ephy_leds_pins: ephy-leds-pins {
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dallwinner,sun8i-a83t-emac.yaml119 EPHY LEDs are active low.

12345