Searched +full:imx6ull +full:- +full:pxp (Results 1 – 12 of 12) sorted by relevance
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/media/ |
| D | fsl,imx6ull-pxp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/fsl,imx6ull-pxp.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Philipp Zabel <p.zabel@pengutronix.de> 12 - Michael Tretter <m.tretter@pengutronix.de> 15 The Pixel Pipeline (PXP) is a memory-to-memory graphics processing engine 23 - enum: 24 - fsl,imx6ul-pxp 25 - fsl,imx6ull-pxp [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/ |
| D | fsl-pxp.txt | 4 The Pixel Pipeline (PXP) is a memory-to-memory graphics processing engine 10 - compatible: should be "fsl,<soc>-pxp", where SoC can be one of imx23, imx28, 11 imx6dl, imx6sl, imx6sll, imx6ul, imx6sx, imx6ull, or imx7d. 12 - reg: the register base and size for the device registers 13 - interrupts: the PXP interrupt, two interrupts for imx6ull and imx7d. 14 - clock-names: should be "axi" 15 - clocks: the PXP AXI clock 19 pxp@21cc000 { 20 compatible = "fsl,imx6ull-pxp"; 24 clock-names = "axi";
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | imx6ull.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 #include "imx6ull-pinfunc.h" 7 #include "imx6ull-pinfunc-snvs.h" 9 /* Delete UART8 in AIPS-1 (i.MX6UL specific) */ 10 /delete-node/ &uart8; 11 /* Delete CAAM node in AIPS-2 (i.MX6UL specific) */ 12 /delete-node/ &crypto; 15 clock-frequency = <900000000>; 16 operating-points = < 24 fsl,soc-operating-points = < [all …]
|
| D | imx6sll.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Copyright 2017-2018 NXP. 8 #include <dt-bindings/clock/imx6sll-clock.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include "imx6sll-pinfunc.h" 14 #address-cells = <1>; 15 #size-cells = <1>; 46 #address-cells = <1>; 47 #size-cells = <0>; [all …]
|
| D | imx6sx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/clock/imx6sx-clock.h> 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include "imx6sx-pinfunc.h" 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 60 #address-cells = <1>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/ |
| D | imx6ull.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 #include "imx6ull-pinfunc.h" 7 #include "imx6ull-pinfunc-snvs.h" 9 /* Delete UART8 in AIPS-1 (i.MX6UL specific) */ 10 /delete-node/ &uart8; 11 /* Delete CAAM node in AIPS-2 (i.MX6UL specific) */ 12 /delete-node/ &crypto; 15 clock-frequency = <900000000>; 16 operating-points = < 24 fsl,soc-operating-points = < [all …]
|
| D | imx6sll.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Copyright 2017-2018 NXP. 8 #include <dt-bindings/clock/imx6sll-clock.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include "imx6sll-pinfunc.h" 14 #address-cells = <1>; 15 #size-cells = <1>; 46 #address-cells = <1>; 47 #size-cells = <0>; [all …]
|
| D | imx6sx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/clock/imx6sx-clock.h> 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include "imx6sx-pinfunc.h" 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 60 #address-cells = <1>; [all …]
|
| /kernel/linux/linux-6.6/drivers/media/platform/nxp/ |
| D | imx-pxp.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * i.MX Pixel Pipeline (PXP) mem-to-mem scaler/CSC/rotator driver 9 * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd. 16 #include <linux/dma-mapping.h> 27 #include <media/media-device.h> 28 #include <media/v4l2-ctrls.h> 29 #include <media/v4l2-device.h> 30 #include <media/v4l2-event.h> 31 #include <media/v4l2-ioctl.h> 32 #include <media/v4l2-mem2mem.h> [all …]
|
| /kernel/linux/linux-5.10/drivers/media/platform/ |
| D | imx-pxp.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * i.MX Pixel Pipeline (PXP) mem-to-mem scaler/CSC/rotator driver 9 * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd. 15 #include <linux/dma-mapping.h> 25 #include <media/v4l2-mem2mem.h> 26 #include <media/v4l2-device.h> 27 #include <media/v4l2-ioctl.h> 28 #include <media/v4l2-ctrls.h> 29 #include <media/v4l2-event.h> 30 #include <media/videobuf2-dma-contig.h> [all …]
|
| /kernel/linux/linux-6.6/drivers/clk/imx/ |
| D | clk-imx6ul.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 #include <dt-bindings/clock/imx6ul-clock.h> 9 #include <linux/clk-provider.h> 13 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 125 return of_machine_is_compatible("fsl,imx6ull"); in clk_on_imx6ull() 138 clk_hw_data->num = IMX6UL_CLK_END; in imx6ul_clocks_init() 139 hws = clk_hw_data->hws; in imx6ul_clocks_init() 150 np = of_find_compatible_node(NULL, NULL, "fsl,imx6ul-anatop"); in imx6ul_clocks_init() 180 clk_set_parent(hws[IMX6UL_PLL1_BYPASS]->clk, hws[IMX6UL_CLK_PLL1]->clk); in imx6ul_clocks_init() 181 clk_set_parent(hws[IMX6UL_PLL2_BYPASS]->clk, hws[IMX6UL_CLK_PLL2]->clk); in imx6ul_clocks_init() [all …]
|
| /kernel/linux/linux-5.10/drivers/clk/imx/ |
| D | clk-imx6ul.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 #include <dt-bindings/clock/imx6ul-clock.h> 9 #include <linux/clk-provider.h> 111 return of_machine_is_compatible("fsl,imx6ull"); in clk_on_imx6ull() 124 clk_hw_data->num = IMX6UL_CLK_END; in imx6ul_clocks_init() 125 hws = clk_hw_data->hws; in imx6ul_clocks_init() 136 np = of_find_compatible_node(NULL, NULL, "fsl,imx6ul-anatop"); in imx6ul_clocks_init() 166 clk_set_parent(hws[IMX6UL_PLL1_BYPASS]->clk, hws[IMX6UL_CLK_PLL1]->clk); in imx6ul_clocks_init() 167 clk_set_parent(hws[IMX6UL_PLL2_BYPASS]->clk, hws[IMX6UL_CLK_PLL2]->clk); in imx6ul_clocks_init() 168 clk_set_parent(hws[IMX6UL_PLL3_BYPASS]->clk, hws[IMX6UL_CLK_PLL3]->clk); in imx6ul_clocks_init() [all …]
|