Home
last modified time | relevance | path

Searched +full:jz4740 +full:- +full:lcd (Results 1 – 21 of 21) sorted by relevance

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/
Dingenic,lcd.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/ingenic,lcd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Ingenic SoCs LCD controller devicetree bindings
10 - Paul Cercueil <paul@crapouillou.net>
14 pattern: "^lcd-controller@[0-9a-f]+$"
18 - ingenic,jz4740-lcd
19 - ingenic,jz4725b-lcd
20 - ingenic,jz4770-lcd
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/
Dingenic,lcd.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/ingenic,lcd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Ingenic SoCs LCD controller
10 - Paul Cercueil <paul@crapouillou.net>
14 pattern: "^lcd-controller@[0-9a-f]+$"
18 - ingenic,jz4740-lcd
19 - ingenic,jz4725b-lcd
20 - ingenic,jz4760-lcd
[all …]
/kernel/linux/linux-5.10/arch/mips/boot/dts/ingenic/
Djz4740.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/jz4740-cgu.h>
3 #include <dt-bindings/clock/ingenic,tcu.h>
6 #address-cells = <1>;
7 #size-cells = <1>;
8 compatible = "ingenic,jz4740";
11 #address-cells = <1>;
12 #size-cells = <0>;
16 compatible = "ingenic,xburst-mxu1.0";
20 clock-names = "cpu";
[all …]
Djz4725b.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/jz4725b-cgu.h>
3 #include <dt-bindings/clock/ingenic,tcu.h>
6 #address-cells = <1>;
7 #size-cells = <1>;
11 #address-cells = <1>;
12 #size-cells = <0>;
16 compatible = "ingenic,xburst-mxu1.0";
20 clock-names = "cpu";
24 cpuintc: interrupt-controller {
[all …]
Dqi_lb60.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include "jz4740.dtsi"
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/iio/adc/ingenic,adc.h>
8 #include <dt-bindings/clock/ingenic,tcu.h>
9 #include <dt-bindings/input/input.h>
18 compatible = "qi,lb60", "ingenic,jz4740";
27 stdout-path = &uart0;
31 compatible = "regulator-fixed";
[all …]
Djz4770.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/jz4770-cgu.h>
3 #include <dt-bindings/clock/ingenic,tcu.h>
6 #address-cells = <1>;
7 #size-cells = <1>;
11 #address-cells = <1>;
12 #size-cells = <0>;
16 compatible = "ingenic,xburst-fpu1.0-mxu1.1";
20 clock-names = "cpu";
24 cpuintc: interrupt-controller {
[all …]
/kernel/linux/linux-6.6/arch/mips/boot/dts/ingenic/
Djz4740.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/ingenic,jz4740-cgu.h>
3 #include <dt-bindings/clock/ingenic,tcu.h>
6 #address-cells = <1>;
7 #size-cells = <1>;
8 compatible = "ingenic,jz4740";
11 #address-cells = <1>;
12 #size-cells = <0>;
16 compatible = "ingenic,xburst-mxu1.0";
20 clock-names = "cpu";
[all …]
Djz4725b.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/ingenic,jz4725b-cgu.h>
3 #include <dt-bindings/clock/ingenic,tcu.h>
6 #address-cells = <1>;
7 #size-cells = <1>;
11 #address-cells = <1>;
12 #size-cells = <0>;
16 compatible = "ingenic,xburst-mxu1.0";
20 clock-names = "cpu";
24 cpuintc: interrupt-controller {
[all …]
Dqi_lb60.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include "jz4740.dtsi"
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/iio/adc/ingenic,adc.h>
8 #include <dt-bindings/clock/ingenic,tcu.h>
9 #include <dt-bindings/input/input.h>
18 compatible = "qi,lb60", "ingenic,jz4740";
27 stdout-path = &uart0;
30 vcc: regulator-0 {
[all …]
Djz4770.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/ingenic,jz4770-cgu.h>
3 #include <dt-bindings/clock/ingenic,tcu.h>
6 #address-cells = <1>;
7 #size-cells = <1>;
11 #address-cells = <1>;
12 #size-cells = <0>;
16 compatible = "ingenic,xburst-fpu1.0-mxu1.1";
20 clock-names = "cpu";
24 cpuintc: interrupt-controller {
[all …]
Djz4780.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/ingenic,jz4780-cgu.h>
3 #include <dt-bindings/clock/ingenic,tcu.h>
4 #include <dt-bindings/dma/jz4780-dma.h>
7 #address-cells = <1>;
8 #size-cells = <1>;
12 #address-cells = <1>;
13 #size-cells = <0>;
17 compatible = "ingenic,xburst-fpu1.0-mxu1.1";
21 clock-names = "cpu";
[all …]
/kernel/linux/linux-5.10/drivers/clk/ingenic/
Djz4740-cgu.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Ingenic JZ4740 SoC CGU driver
9 #include <linux/clk-provider.h>
14 #include <dt-bindings/clock/jz4740-cgu.h>
51 0x0, 0x1, -1, 0x3,
71 .parents = { JZ4740_CLK_EXT, -1, -1, -1 },
96 .parents = { JZ4740_CLK_PLL, -1, -1, -1 },
98 CGU_REG_CPCCR, 21, 1, 1, -1, -1, -1,
105 .parents = { JZ4740_CLK_PLL, -1, -1, -1 },
107 CGU_REG_CPCCR, 0, 1, 4, 22, -1, -1,
[all …]
/kernel/linux/linux-6.6/drivers/clk/ingenic/
Djz4740-cgu.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Ingenic JZ4740 SoC CGU driver
9 #include <linux/clk-provider.h>
14 #include <dt-bindings/clock/ingenic,jz4740-cgu.h>
51 0x0, 0x1, -1, 0x3,
71 .parents = { JZ4740_CLK_EXT, -1, -1, -1 },
96 .parents = { JZ4740_CLK_PLL, -1, -1, -1 },
98 CGU_REG_CPCCR, 21, 1, 1, -1, -1, -1, 0,
110 .parents = { JZ4740_CLK_PLL, -1, -1, -1 },
112 CGU_REG_CPCCR, 0, 1, 4, 22, -1, -1, 0,
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/ingenic/
Dingenic-drm-drv.c1 // SPDX-License-Identifier: GPL-2.0
7 #include "ingenic-drm.h"
12 #include <linux/dma-mapping.h>
14 #include <linux/media-bus-format.h>
87 * f0 (aka. foreground0) can be overlayed. Z-order is fixed in
146 priv_state = drm_atomic_get_private_obj_state(state, &priv->private_obj); in ingenic_drm_get_priv_state()
158 priv_state = drm_atomic_get_new_private_obj_state(state, &priv->private_obj); in ingenic_drm_get_new_priv_state()
209 return priv->dma_hwdescs_phys + offset; in dma_hwdesc_addr()
220 mutex_lock(&priv->clk_mutex); in ingenic_drm_update_pixclk()
221 priv->update_clk_rate = true; in ingenic_drm_update_pixclk()
[all …]
/kernel/linux/linux-5.10/drivers/pwm/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "Pulse-Width Modulation (PWM) Support"
5 Generic Pulse-Width Modulation (PWM) support.
7 In Pulse-Width Modulation, a variation of the width of pulses
52 will be called pwm-ab8500.
62 will be called pwm-atmel.
70 (Atmel High-end LCD Controller). This PWM output is mainly used
71 to control the LCD backlight.
74 will be called pwm-atmel-hlcdc.
86 will be called pwm-atmel-tcb.
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/ingenic/
Dingenic-drm-drv.c1 // SPDX-License-Identifier: GPL-2.0
7 #include "ingenic-drm.h"
11 #include <linux/dma-mapping.h>
56 * f0 (aka. foreground0) can be overlayed. Z-order is fixed in
143 mutex_lock(&priv->clk_mutex); in ingenic_drm_update_pixclk()
144 priv->update_clk_rate = true; in ingenic_drm_update_pixclk()
145 drm_crtc_wait_one_vblank(&priv->crtc); in ingenic_drm_update_pixclk()
148 mutex_unlock(&priv->clk_mutex); in ingenic_drm_update_pixclk()
158 regmap_write(priv->map, JZ_REG_LCD_STATE, 0); in ingenic_drm_crtc_atomic_enable()
160 regmap_update_bits(priv->map, JZ_REG_LCD_CTRL, in ingenic_drm_crtc_atomic_enable()
[all …]
/kernel/linux/linux-6.6/drivers/pwm/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "Pulse-Width Modulation (PWM) Support"
5 Generic Pulse-Width Modulation (PWM) support.
7 In Pulse-Width Modulation, a variation of the width of pulses
52 will be called pwm-ab8500.
64 will be called pwm-apple.
74 will be called pwm-atmel.
82 (Atmel High-end LCD Controller). This PWM output is mainly used
83 to control the LCD backlight.
86 will be called pwm-atmel-hlcdc.
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/
Dpinctrl-ingenic.c1 // SPDX-License-Identifier: GPL-2.0-only
21 #include <linux/pinctrl/pinconf-generic.h>
170 INGENIC_PIN_GROUP("mmc-1bit", jz4740_mmc_1bit),
171 INGENIC_PIN_GROUP("mmc-4bit", jz4740_mmc_4bit),
172 INGENIC_PIN_GROUP("uart0-data", jz4740_uart0_data),
173 INGENIC_PIN_GROUP("uart0-hwflow", jz4740_uart0_hwflow),
174 INGENIC_PIN_GROUP("uart1-data", jz4740_uart1_data),
175 INGENIC_PIN_GROUP("lcd-8bit", jz4740_lcd_8bit),
176 INGENIC_PIN_GROUP("lcd-16bit", jz4740_lcd_16bit),
177 INGENIC_PIN_GROUP("lcd-18bit", jz4740_lcd_18bit),
[all …]
/kernel/linux/linux-6.6/drivers/pinctrl/
Dpinctrl-ingenic.c1 // SPDX-License-Identifier: GPL-2.0-only
24 #include <linux/pinctrl/pinconf-generic.h>
164 (!(enabled_socs & GENMASK(version - 1, 0)) in is_soc_or_above()
165 || jzpc->info->version >= version); in is_soc_or_above()
203 INGENIC_PIN_GROUP("mmc-1bit", jz4730_mmc_1bit, 1),
204 INGENIC_PIN_GROUP("mmc-4bit", jz4730_mmc_4bit, 1),
205 INGENIC_PIN_GROUP("uart0-data", jz4730_uart0_data, 1),
206 INGENIC_PIN_GROUP("uart1-data", jz4730_uart1_data, 1),
207 INGENIC_PIN_GROUP("uart2-data", jz4730_uart2_data, 1),
208 INGENIC_PIN_GROUP("uart3-data", jz4730_uart3_data, 1),
[all …]
/kernel/linux/linux-5.10/
DMAINTAINERS9 -------------------------
30 ``diff -u`` to make the patch easy to merge. Be prepared to get your
40 See Documentation/process/coding-style.rst for guidance here.
46 See Documentation/process/submitting-patches.rst for details.
57 include a Signed-off-by: line. The current version of this
59 Documentation/process/submitting-patches.rst.
70 that the bug would present a short-term risk to other users if it
76 Documentation/admin-guide/security-bugs.rst for details.
81 ---------------------------------------------------
97 W: *Web-page* with status/info
[all …]
/kernel/linux/linux-6.6/
DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]