Home
last modified time | relevance | path

Searched full:miim (Results 1 – 25 of 35) sorted by relevance

12

/kernel/linux/linux-6.6/drivers/net/mdio/
Dmdio-mscc-miim.c14 #include <linux/mdio/mdio-mscc-miim.h>
75 struct mscc_miim_dev *miim = bus->priv; in mscc_miim_status() local
78 ret = regmap_read(miim->regs, in mscc_miim_status()
79 MSCC_MIIM_REG_STATUS + miim->mii_status_offset, &val); in mscc_miim_status()
81 WARN_ONCE(1, "mscc miim status read error %d\n", ret); in mscc_miim_status()
108 struct mscc_miim_dev *miim = bus->priv; in mscc_miim_read() local
116 ret = regmap_write(miim->regs, in mscc_miim_read()
117 MSCC_MIIM_REG_CMD + miim->mii_status_offset, in mscc_miim_read()
124 WARN_ONCE(1, "mscc miim write cmd reg error %d\n", ret); in mscc_miim_read()
132 ret = regmap_read(miim->regs, in mscc_miim_read()
[all …]
DKconfig144 tristate "Microsemi MIIM interface support"
148 This driver supports the MIIM (MDIO) interface found in the network
DMakefile19 obj-$(CONFIG_MDIO_MSCC_MIIM) += mdio-mscc-miim.o
/kernel/linux/linux-5.10/drivers/net/mdio/
Dmdio-mscc-miim.c55 struct mscc_miim_dev *miim = bus->priv; in mscc_miim_wait_ready() local
58 return mscc_readl_poll_timeout(miim->regs + MSCC_MIIM_REG_STATUS, val, in mscc_miim_wait_ready()
65 struct mscc_miim_dev *miim = bus->priv; in mscc_miim_wait_pending() local
68 return mscc_readl_poll_timeout(miim->regs + MSCC_MIIM_REG_STATUS, val, in mscc_miim_wait_pending()
75 struct mscc_miim_dev *miim = bus->priv; in mscc_miim_read() local
88 miim->regs + MSCC_MIIM_REG_CMD); in mscc_miim_read()
94 val = readl(miim->regs + MSCC_MIIM_REG_DATA); in mscc_miim_read()
108 struct mscc_miim_dev *miim = bus->priv; in mscc_miim_write() local
122 miim->regs + MSCC_MIIM_REG_CMD); in mscc_miim_write()
130 struct mscc_miim_dev *miim = bus->priv; in mscc_miim_reset() local
[all …]
DKconfig129 tristate "Microsemi MIIM interface support"
133 This driver supports the MIIM (MDIO) interface found in the network
DMakefile17 obj-$(CONFIG_MDIO_MSCC_MIIM) += mdio-mscc-miim.o
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/
Dmscc,miim.yaml4 $id: http://devicetree.org/schemas/net/mscc,miim.yaml#
7 title: Microsemi MII Management Controller (MIIM)
18 - mscc,ocelot-miim
19 - microchip,lan966x-miim
52 compatible = "mscc,ocelot-miim";
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/mfd/
Dmscc,ocelot.yaml54 $ref: /schemas/net/mscc,miim.yaml
58 - mscc,ocelot-miim
97 compatible = "mscc,ocelot-miim";
108 compatible = "mscc,ocelot-miim";
134 function = "miim";
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dmscc-miim.txt1 Microsemi MII Management Controller (MIIM) / MDIO
5 - compatible: must be "mscc,ocelot-miim"
19 compatible = "mscc,ocelot-miim";
/kernel/linux/linux-6.6/arch/arm64/boot/dts/microchip/
Dsparx5.dtsi286 function = "miim";
291 function = "miim";
296 function = "miim";
426 compatible = "mscc,ocelot-miim";
434 compatible = "mscc,ocelot-miim";
444 compatible = "mscc,ocelot-miim";
454 compatible = "mscc,ocelot-miim";
/kernel/linux/linux-5.10/drivers/pinctrl/
Dpinctrl-ocelot.c110 [FUNC_MIIM] = "miim",
183 OCELOT_P(14, MIIM, TWI_SCL_M, SFP);
184 OCELOT_P(15, MIIM, TWI_SCL_M, SFP);
287 JAGUAR2_P(56, MIIM, SFP);
288 JAGUAR2_P(57, MIIM, SFP);
289 JAGUAR2_P(58, MIIM, SFP);
290 JAGUAR2_P(59, MIIM, SFP);
429 SPARX5_P(52, SFP, MIIM, TWI_SCL_M);
430 SPARX5_P(53, SFP, MIIM, TWI_SCL_M);
433 SPARX5_P(56, MIIM, SFP, TWI_SCL_M);
[all …]
/kernel/linux/linux-6.6/arch/mips/boot/dts/mscc/
Docelot.dtsi231 function = "miim";
239 compatible = "mscc,ocelot-miim";
261 compatible = "mscc,ocelot-miim";
/kernel/linux/linux-5.10/arch/mips/boot/dts/mscc/
Docelot.dtsi219 function = "miim";
227 compatible = "mscc,ocelot-miim";
249 compatible = "mscc,ocelot-miim";
/kernel/linux/linux-6.6/drivers/pinctrl/
Dpinctrl-ocelot.c239 [FUNC_MIIM] = "miim",
534 OCELOT_P(14, MIIM, TWI_SCL_M, SFP);
535 OCELOT_P(15, MIIM, TWI_SCL_M, SFP);
638 JAGUAR2_P(56, MIIM, SFP);
639 JAGUAR2_P(57, MIIM, SFP);
640 JAGUAR2_P(58, MIIM, SFP);
641 JAGUAR2_P(59, MIIM, SFP);
750 SERVALT_P(22, MIIM, SFP, TWI2);
751 SERVALT_P(23, MIIM, SFP, TWI2);
872 SPARX5_P(52, SFP, MIIM, TWI_SCL_M);
[all …]
/kernel/linux/linux-6.6/drivers/mfd/
Docelot-core.c175 .of_compatible = "mscc,ocelot-miim",
182 .of_compatible = "mscc,ocelot-miim",
/kernel/linux/linux-6.6/drivers/net/ethernet/freescale/
Dfsl_pq_mdio.c3 * Freescale PowerQUICC Ethernet Driver -- MIIM bus implementation
4 * Provides Bus interface for MIIM regs
162 /* Reset the MIIM registers, and wait for the bus to free */
Dxgmac_mdio.c204 * TSEC1 MIIM regs.
263 * TSEC1 MIIM regs.
/kernel/linux/linux-5.10/drivers/net/ethernet/freescale/
Dfsl_pq_mdio.c3 * Freescale PowerQUICC Ethernet Driver -- MIIM bus implementation
4 * Provides Bus interface for MIIM regs
161 /* Reset the MIIM registers, and wait for the bus to free */
Dxgmac_mdio.c128 * done through the TSEC1 MIIM regs.
182 * TSEC1 MIIM regs.
/kernel/linux/linux-6.6/drivers/net/ethernet/oki-semi/pch_gbe/
Dpch_gbe.h63 u32 MIIM; member
104 #define PCH_GBE_INT_MIIM_CMPLT 0x00010000 /* MIIM I/F Read completion */
238 /* MIIM */
/kernel/linux/linux-5.10/drivers/net/ethernet/oki-semi/pch_gbe/
Dpch_gbe.h63 u32 MIIM; member
104 #define PCH_GBE_INT_MIIM_CMPLT 0x00010000 /* MIIM I/F Read completion */
238 /* MIIM */
/kernel/linux/linux-6.6/drivers/net/ethernet/xilinx/
Dll_temac_mdio.c30 /* Write the PHY address to the MIIM Access Initiator register. in temac_mdio_read()
/kernel/linux/linux-5.10/drivers/net/ethernet/xilinx/
Dll_temac_mdio.c30 /* Write the PHY address to the MIIM Access Initiator register. in temac_mdio_read()
/kernel/linux/linux-6.6/arch/arm/boot/dts/microchip/
Dlan966x-kontron-kswitch-d10-mmt.dtsi61 miim_c_pins: miim-c-pins {
/kernel/linux/linux-6.6/arch/arm64/boot/dts/rockchip/
Drk3566-radxa-cm3-io.dts147 gmac1m0_miim: gmac1m0-miim {

12