Searched +full:msm8960 +full:- +full:pinctrl (Results 1 – 20 of 20) sorted by relevance
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/pinctrl/ |
| D | qcom,msm8960-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/qcom,msm8960-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm MSM8960 TLMM pin controller 10 - Bjorn Andersson <andersson@kernel.org> 11 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> 14 Top Level Mode Multiplexer pin controller in Qualcomm MSM8960 SoC. 18 const: qcom,msm8960-pinctrl 26 interrupt-controller: true [all …]
|
| D | qcom,apq8084-pinctrl.txt | 4 MSM8960 platform. 6 - compatible: 9 Definition: must be "qcom,apq8084-pinctrl" 11 - reg: 13 Value type: <prop-encoded-array> 16 - interrupts: 18 Value type: <prop-encoded-array> 21 - interrupt-controller: 26 - #interrupt-cells: 30 in <dt-bindings/interrupt-controller/irq.h> [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/ |
| D | qcom,msm8960-pinctrl.txt | 1 Qualcomm MSM8960 TLMM block 4 MSM8960 platform. 6 - compatible: 9 Definition: must be "qcom,msm8960-pinctrl" 11 - reg: 13 Value type: <prop-encoded-array> 16 - interrupts: 18 Value type: <prop-encoded-array> 21 - interrupt-controller: 26 - #interrupt-cells: [all …]
|
| D | qcom,apq8084-pinctrl.txt | 4 MSM8960 platform. 6 - compatible: 9 Definition: must be "qcom,apq8084-pinctrl" 11 - reg: 13 Value type: <prop-encoded-array> 16 - interrupts: 18 Value type: <prop-encoded-array> 21 - interrupt-controller: 26 - #interrupt-cells: 30 in <dt-bindings/interrupt-controller/irq.h> [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/qcom/ |
| D | qcom-msm8960.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/qcom,gcc-msm8960.h> 6 #include <dt-bindings/reset/qcom,gcc-msm8960.h> 7 #include <dt-bindings/clock/qcom,lcc-msm8960.h> 8 #include <dt-bindings/mfd/qcom-rpm.h> 9 #include <dt-bindings/soc/qcom,gsbi.h> 12 #address-cells = <1>; 13 #size-cells = <1>; [all …]
|
| D | qcom-msm8960-cdp.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 4 #include "qcom-msm8960.dtsi" 7 model = "Qualcomm MSM8960 CDP"; 8 compatible = "qcom,msm8960-cdp", "qcom,msm8960"; 15 stdout-path = "serial0:115200n8"; 18 ext_l2: gpio-regulator { 19 compatible = "regulator-fixed"; 20 regulator-name = "ext_l2"; 22 startup-delay-us = <10000>; [all …]
|
| D | qcom-msm8960-samsung-expressatt.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 4 #include "qcom-msm8960.dtsi" 5 #include <dt-bindings/reset/qcom,gcc-msm8960.h> 8 model = "Samsung Galaxy Express SGH-I437"; 9 compatible = "samsung,expressatt", "qcom,msm8960"; 10 chassis-type = "handset"; 19 stdout-path = "serial0:115200n8"; 33 vmmc-supply = <&pm8921_l5>; 38 vmmc-supply = <&pm8921_l6>; [all …]
|
| D | qcom-apq8064.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/clock/qcom,gcc-msm8960.h> 5 #include <dt-bindings/clock/qcom,lcc-msm8960.h> 6 #include <dt-bindings/reset/qcom,gcc-msm8960.h> 7 #include <dt-bindings/clock/qcom,mmcc-msm8960.h> 8 #include <dt-bindings/clock/qcom,rpmcc.h> 9 #include <dt-bindings/soc/qcom,gsbi.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> [all …]
|
| D | qcom-mdm9615.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 9 /dts-v1/; 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/clock/qcom,gcc-mdm9615.h> 13 #include <dt-bindings/clock/qcom,lcc-msm8960.h> 14 #include <dt-bindings/reset/qcom,gcc-mdm9615.h> 15 #include <dt-bindings/mfd/qcom-rpm.h> 16 #include <dt-bindings/soc/qcom,gsbi.h> 19 #address-cells = <1>; 20 #size-cells = <1>; [all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | qcom-msm8960.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/qcom,gcc-msm8960.h> 6 #include <dt-bindings/mfd/qcom-rpm.h> 7 #include <dt-bindings/soc/qcom,gsbi.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 12 model = "Qualcomm MSM8960"; 13 compatible = "qcom,msm8960"; [all …]
|
| D | qcom-msm8960-cdp.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 4 #include "qcom-msm8960.dtsi" 7 model = "Qualcomm MSM8960 CDP"; 8 compatible = "qcom,msm8960-cdp", "qcom,msm8960"; 15 stdout-path = "serial0:115200n8"; 41 compatible = "qcom,rpm-pm8921-regulators"; 42 vin_lvs1_3_6-supply = <&pm8921_s4>; 43 vin_lvs2-supply = <&pm8921_s4>; 44 vin_lvs4_5_7-supply = <&pm8921_s4>; [all …]
|
| D | qcom-apq8064.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/clock/qcom,gcc-msm8960.h> 5 #include <dt-bindings/reset/qcom,gcc-msm8960.h> 6 #include <dt-bindings/clock/qcom,mmcc-msm8960.h> 7 #include <dt-bindings/clock/qcom,rpmcc.h> 8 #include <dt-bindings/soc/qcom,gsbi.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #address-cells = <1>; [all …]
|
| /kernel/linux/linux-5.10/drivers/pinctrl/qcom/ |
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-$(CONFIG_PINCTRL_MSM) += pinctrl-msm.o 4 obj-$(CONFIG_PINCTRL_APQ8064) += pinctrl-apq8064.o 5 obj-$(CONFIG_PINCTRL_APQ8084) += pinctrl-apq8084.o 6 obj-$(CONFIG_PINCTRL_IPQ4019) += pinctrl-ipq4019.o 7 obj-$(CONFIG_PINCTRL_IPQ8064) += pinctrl-ipq8064.o 8 obj-$(CONFIG_PINCTRL_IPQ8074) += pinctrl-ipq8074.o 9 obj-$(CONFIG_PINCTRL_IPQ6018) += pinctrl-ipq6018.o 10 obj-$(CONFIG_PINCTRL_MSM8226) += pinctrl-msm8226.o 11 obj-$(CONFIG_PINCTRL_MSM8660) += pinctrl-msm8660.o [all …]
|
| D | pinctrl-msm8960.c | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #include <linux/pinctrl/pinctrl.h> 10 #include <linux/pinctrl/pinmux.h> 12 #include "pinctrl-msm.h" 396 .mux_bit = -1, \ 399 .oe_bit = -1, \ 400 .in_bit = -1, \ 401 .out_bit = -1, \ 402 .intr_enable_bit = -1, \ 403 .intr_status_bit = -1, \ [all …]
|
| /kernel/linux/linux-5.10/arch/arm/mach-qcom/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 8 select PINCTRL 25 bool "Enable support for MSM8960"
|
| /kernel/linux/linux-6.6/drivers/pinctrl/qcom/ |
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-$(CONFIG_PINCTRL_MSM) += pinctrl-msm.o 4 obj-$(CONFIG_PINCTRL_APQ8064) += pinctrl-apq8064.o 5 obj-$(CONFIG_PINCTRL_APQ8084) += pinctrl-apq8084.o 6 obj-$(CONFIG_PINCTRL_IPQ4019) += pinctrl-ipq4019.o 7 obj-$(CONFIG_PINCTRL_IPQ5018) += pinctrl-ipq5018.o 8 obj-$(CONFIG_PINCTRL_IPQ8064) += pinctrl-ipq8064.o 9 obj-$(CONFIG_PINCTRL_IPQ5332) += pinctrl-ipq5332.o 10 obj-$(CONFIG_PINCTRL_IPQ8074) += pinctrl-ipq8074.o 11 obj-$(CONFIG_PINCTRL_IPQ6018) += pinctrl-ipq6018.o [all …]
|
| D | pinctrl-msm8960.c | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #include <linux/pinctrl/pinmux.h> 11 #include "pinctrl-msm.h" 388 .mux_bit = -1, \ 391 .oe_bit = -1, \ 392 .in_bit = -1, \ 393 .out_bit = -1, \ 394 .intr_enable_bit = -1, \ 395 .intr_status_bit = -1, \ 396 .intr_target_bit = -1, \ [all …]
|
| /kernel/linux/linux-6.6/arch/arm/mach-qcom/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 7 select PINCTRL 38 bool "Enable support for MSM8960"
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/ |
| D | qcom_adm.txt | 4 - compatible: must contain "qcom,adm" for IPQ/APQ8064 and MSM8960 5 - reg: Address range for DMA registers 6 - interrupts: Should contain one interrupt shared by all channels 7 - #dma-cells: must be <2>. First cell denotes the channel number. Second cell 9 - clocks: Should contain the core clock and interface clock. 10 - clock-names: Must contain "core" for the core clock and "iface" for the 12 - resets: Must contain an entry for each entry in reset names. 13 - reset-names: Must include the following entries: 14 - clk 15 - c0 [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/soc/qcom/ |
| D | qcom,gsbi.yaml | 1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Andy Gross <agross@kernel.org> 11 - Bjorn Andersson <bjorn.andersson@linaro.org> 12 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> 16 representing a serial sub-node device that is mux'd as part of the GSBI 26 const: qcom,gsbi-v1.0.0 28 '#address-cells': 31 cell-index: [all …]
|