Home
last modified time | relevance | path

Searched full:registers (Results 1 – 25 of 10248) sorted by relevance

12345678910>>...410

/kernel/linux/linux-6.6/sound/soc/ux500/
Dux500_msp_i2s.c138 writel(temp_reg, msp->registers + MSP_TCF); in set_prot_desc_tx()
166 writel(temp_reg, msp->registers + MSP_RCF); in set_prot_desc_rx()
203 temp_reg = readl(msp->registers + MSP_GCR) & ~TX_CLK_POL_RISING; in configure_protocol()
205 writel(temp_reg, msp->registers + MSP_GCR); in configure_protocol()
206 temp_reg = readl(msp->registers + MSP_GCR) & ~RX_CLK_POL_RISING; in configure_protocol()
208 writel(temp_reg, msp->registers + MSP_GCR); in configure_protocol()
222 reg_val_GCR = readl(msp->registers + MSP_GCR); in setup_bitclk()
223 writel(reg_val_GCR & ~SRG_ENABLE, msp->registers + MSP_GCR); in setup_bitclk()
255 writel(temp_reg, msp->registers + MSP_SRG); in setup_bitclk()
261 reg_val_GCR = readl(msp->registers + MSP_GCR); in setup_bitclk()
[all …]
/kernel/linux/linux-5.10/sound/soc/ux500/
Dux500_msp_i2s.c141 writel(temp_reg, msp->registers + MSP_TCF); in set_prot_desc_tx()
169 writel(temp_reg, msp->registers + MSP_RCF); in set_prot_desc_rx()
206 temp_reg = readl(msp->registers + MSP_GCR) & ~TX_CLK_POL_RISING; in configure_protocol()
208 writel(temp_reg, msp->registers + MSP_GCR); in configure_protocol()
209 temp_reg = readl(msp->registers + MSP_GCR) & ~RX_CLK_POL_RISING; in configure_protocol()
211 writel(temp_reg, msp->registers + MSP_GCR); in configure_protocol()
225 reg_val_GCR = readl(msp->registers + MSP_GCR); in setup_bitclk()
226 writel(reg_val_GCR & ~SRG_ENABLE, msp->registers + MSP_GCR); in setup_bitclk()
258 writel(temp_reg, msp->registers + MSP_SRG); in setup_bitclk()
264 reg_val_GCR = readl(msp->registers + MSP_GCR); in setup_bitclk()
[all …]
/kernel/linux/linux-5.10/Documentation/trace/coresight/
Dcoresight-etm4x-reference.rst17 ETMv4 registers that they effect. Note the register names are given without
23 :Trace Registers: {CONFIGR + others}
27 other registers to enable the features requested.
40 :Trace Registers: All
50 :Trace Registers: PRGCTLR, All hardware regs.
63 :Trace Registers: None.
75 :Trace Registers: None.
88 :Trace Registers: ACVR[idx, idx+1], VIIECTLR
111 :Trace Registers: ACVR[idx]
124 :Trace Registers: ACVR[idx], VISSCTLR
[all …]
/kernel/linux/linux-6.6/Documentation/trace/coresight/
Dcoresight-etm4x-reference.rst17 ETMv4 registers that they effect. Note the register names are given without
23 :Trace Registers: {CONFIGR + others}
27 other registers to enable the features requested.
40 :Trace Registers: All
50 :Trace Registers: PRGCTLR, All hardware regs.
63 :Trace Registers: None.
75 :Trace Registers: None.
89 :Trace Registers: None.
102 :Trace Registers: ACVR[idx, idx+1], VIIECTLR
125 :Trace Registers: ACVR[idx]
[all …]
/kernel/linux/linux-6.6/Documentation/driver-api/media/drivers/ccs/
Dccs-regs.asc18 # general status registers
51 # frame format description registers
91 # analog gain description registers
110 # data format description registers
122 # general set-up registers
170 # integration time registers
174 # analog gain registers
179 # digital gain registers
182 # hdr control registers
203 # clock set-up registers
[all …]
/kernel/linux/linux-6.6/drivers/net/can/ctucanfd/
Dctucanfd_kregs.h97 /* DEVICE_ID VERSION registers */
102 /* MODE SETTINGS registers */
123 /* STATUS registers */
135 /* COMMAND registers */
144 /* INT_STAT registers */
158 /* INT_ENA_SET registers */
161 /* INT_ENA_CLR registers */
164 /* INT_MASK_SET registers */
167 /* INT_MASK_CLR registers */
170 /* BTR registers */
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/hdmi/
Dqfprom.xml.h11 - /home/robclark/src/mesa/mesa/src/freedreno/registers/msm.xml ( 944 bytes, fr…
12 - /home/robclark/src/mesa/mesa/src/freedreno/registers/freedreno_copyright.xml ( 1572 bytes, fr…
13 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp4.xml ( 20912 bytes, fr…
14 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp_common.xml ( 2849 bytes, fr…
15 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp5.xml ( 37461 bytes, fr…
16 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi.xml ( 18746 bytes, fr…
17 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_v2.xml ( 3236 bytes, fr…
18 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm_8960.xml ( 4935 bytes, fr…
19 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm.xml ( 7004 bytes, fr…
20 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_20nm.xml ( 3712 bytes, fr…
[all …]
/kernel/linux/linux-6.6/drivers/video/fbdev/i810/
Di810_regs.h25 * All GC registers are memory-mapped. In addition, the VGA and extended VGA registers
32 /* Instruction and Interrupt Control Registers (01000h 02FFFh) */
60 /* Memory Control Registers (03000h 03FFFh) */
66 /* Span Cursor Registers (04000h 04FFFh) */
69 /* I/O Control Registers (05000h 05FFFh) */
75 /* Clock Control and Power Management Registers (06000h 06FFFh) */
86 /* Overlay Registers (30000h 03FFFFh) */
146 /* LCD/TV-Out and HW DVD Registers (60000h 6FFFFh) */
158 /* Display and Cursor Control Registers (70000h 7FFFFh) */
172 /* VGA Registers */
[all …]
/kernel/linux/linux-5.10/drivers/video/fbdev/i810/
Di810_regs.h25 * All GC registers are memory-mapped. In addition, the VGA and extended VGA registers
32 /* Instruction and Interrupt Control Registers (01000h 02FFFh) */
60 /* Memory Control Registers (03000h 03FFFh) */
66 /* Span Cursor Registers (04000h 04FFFh) */
69 /* I/O Control Registers (05000h 05FFFh) */
75 /* Clock Control and Power Management Registers (06000h 06FFFh) */
86 /* Overlay Registers (30000h 03FFFFh) */
146 /* LCD/TV-Out and HW DVD Registers (60000h 6FFFFh) */
158 /* Display and Cursor Control Registers (70000h 7FFFFh) */
172 /* VGA Registers */
[all …]
/kernel/linux/linux-6.6/include/uapi/linux/
Delf.h390 #define NT_PPC_VMX 0x100 /* PowerPC Altivec/VMX registers */
391 #define NT_PPC_SPE 0x101 /* PowerPC SPE/EVR registers */
392 #define NT_PPC_VSX 0x102 /* PowerPC VSX registers */
396 #define NT_PPC_EBB 0x106 /* Event Based Branch Registers */
397 #define NT_PPC_PMU 0x107 /* Performance Monitor Registers */
398 #define NT_PPC_TM_CGPR 0x108 /* TM checkpointed GPR Registers */
399 #define NT_PPC_TM_CFPR 0x109 /* TM checkpointed FPR Registers */
400 #define NT_PPC_TM_CVMX 0x10a /* TM checkpointed VMX Registers */
401 #define NT_PPC_TM_CVSX 0x10b /* TM checkpointed VSX Registers */
402 #define NT_PPC_TM_SPR 0x10c /* TM Special Purpose Registers */
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/dsi/
Dsfpb.xml.h11 - /home/robclark/src/mesa/mesa/src/freedreno/registers/msm.xml ( 944 bytes, fr…
12 - /home/robclark/src/mesa/mesa/src/freedreno/registers/freedreno_copyright.xml ( 1572 bytes, fr…
13 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp4.xml ( 20912 bytes, fr…
14 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp_common.xml ( 2849 bytes, fr…
15 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp5.xml ( 37461 bytes, fr…
16 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi.xml ( 18746 bytes, fr…
17 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_v2.xml ( 3236 bytes, fr…
18 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm_8960.xml ( 4935 bytes, fr…
19 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm.xml ( 7004 bytes, fr…
20 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_20nm.xml ( 3712 bytes, fr…
[all …]
Dmmss_cc.xml.h11 - /home/robclark/src/mesa/mesa/src/freedreno/registers/msm.xml ( 944 bytes, fr…
12 - /home/robclark/src/mesa/mesa/src/freedreno/registers/freedreno_copyright.xml ( 1572 bytes, fr…
13 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp4.xml ( 20912 bytes, fr…
14 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp_common.xml ( 2849 bytes, fr…
15 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp5.xml ( 37461 bytes, fr…
16 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi.xml ( 18746 bytes, fr…
17 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_v2.xml ( 3236 bytes, fr…
18 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm_8960.xml ( 4935 bytes, fr…
19 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm.xml ( 7004 bytes, fr…
20 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_20nm.xml ( 3712 bytes, fr…
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/disp/
Dmdp_common.xml.h11 - /home/robclark/src/mesa/mesa/src/freedreno/registers/msm.xml ( 944 bytes, fr…
12 - /home/robclark/src/mesa/mesa/src/freedreno/registers/freedreno_copyright.xml ( 1572 bytes, fr…
13 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp4.xml ( 20912 bytes, fr…
14 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp_common.xml ( 2849 bytes, fr…
15 - /home/robclark/src/mesa/mesa/src/freedreno/registers/mdp/mdp5.xml ( 37461 bytes, fr…
16 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi.xml ( 18746 bytes, fr…
17 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_v2.xml ( 3236 bytes, fr…
18 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm_8960.xml ( 4935 bytes, fr…
19 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_28nm.xml ( 7004 bytes, fr…
20 - /home/robclark/src/mesa/mesa/src/freedreno/registers/dsi/dsi_phy_20nm.xml ( 3712 bytes, fr…
[all …]
/kernel/linux/linux-5.10/sound/soc/codecs/
Dtlv320aic3x.h44 /* ADC PGA Gain control registers */
47 /* MIC3 control registers */
50 /* Line1 Input control registers */
55 /* Line2 Input control registers */
61 /* AGC Control Registers A, B, C */
69 /* DAC Power and Left High Power Output control registers */
72 /* Right High Power Output control registers */
76 /* DAC Output Switching control registers */
78 /* High Power Output Driver Pop Reduction registers */
80 /* DAC Digital control registers */
[all …]
/kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi2/arc/
Dgaudi2_arc_common_packets.h99 * Extension registers
104 * Extension registers
111 * Extension registers
118 * Extension registers
125 * Extension registers
133 * Extension registers
141 * Extension registers
149 * Extension registers
157 * Extension registers
163 * Extension registers
[all …]
/kernel/linux/linux-5.10/drivers/scsi/smartpqi/
Dsmartpqi_sis.c90 status = readl(&ctrl_info->registers->sis_firmware_status); in sis_wait_for_ctrl_ready_with_timeout()
96 &ctrl_info->registers->sis_mailbox[7])); in sis_wait_for_ctrl_ready_with_timeout()
131 status = readl(&ctrl_info->registers->sis_firmware_status); in sis_is_firmware_running()
141 readl(&ctrl_info->registers->sis_mailbox[7])); in sis_is_firmware_running()
148 return readl(&ctrl_info->registers->sis_firmware_status) & in sis_is_kernel_up()
160 struct pqi_ctrl_registers __iomem *registers; in sis_send_sync_cmd() local
166 registers = ctrl_info->registers; in sis_send_sync_cmd()
169 writel(cmd, &registers->sis_mailbox[0]); in sis_send_sync_cmd()
176 writel(params->mailbox[i], &registers->sis_mailbox[i]); in sis_send_sync_cmd()
180 &registers->sis_ctrl_to_host_doorbell_clear); in sis_send_sync_cmd()
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/pinctrl/
Dnxp,s32g2-siul2-pinctrl.yaml21 IMCR registers need to be revealed for kernel to configure pinmux.
41 - description: MSCR registers group 0 in SIUL2_0
42 - description: MSCR registers group 1 in SIUL2_1
43 - description: MSCR registers group 2 in SIUL2_1
44 - description: IMCR registers group 0 in SIUL2_0
45 - description: IMCR registers group 1 in SIUL2_1
46 - description: IMCR registers group 2 in SIUL2_1
96 /* MSCR0-MSCR101 registers on siul2_0 */
98 /* MSCR112-MSCR122 registers on siul2_1 */
100 /* MSCR144-MSCR190 registers on siul2_1 */
[all …]
/kernel/linux/linux-6.6/drivers/scsi/smartpqi/
Dsmartpqi_sis.c100 status = readl(&ctrl_info->registers->sis_firmware_status); in sis_wait_for_ctrl_ready_with_timeout()
106 &ctrl_info->registers->sis_mailbox[7])); in sis_wait_for_ctrl_ready_with_timeout()
141 status = readl(&ctrl_info->registers->sis_firmware_status); in sis_is_firmware_running()
151 readl(&ctrl_info->registers->sis_mailbox[7])); in sis_is_firmware_running()
158 return readl(&ctrl_info->registers->sis_firmware_status) & in sis_is_kernel_up()
164 return readl(&ctrl_info->registers->sis_product_identifier); in sis_get_product_id()
175 struct pqi_ctrl_registers __iomem *registers; in sis_send_sync_cmd() local
181 registers = ctrl_info->registers; in sis_send_sync_cmd()
184 writel(cmd, &registers->sis_mailbox[0]); in sis_send_sync_cmd()
191 writel(params->mailbox[i], &registers->sis_mailbox[i]); in sis_send_sync_cmd()
[all …]
/kernel/linux/linux-5.10/drivers/media/usb/cpia2/
Dcpia2_core.c247 cmd.buffer.registers[0].index = CPIA2_VC_ST_CTRL; in cpia2_do_command()
248 cmd.buffer.registers[0].value = CPIA2_VC_ST_CTRL_SRC_VC | in cpia2_do_command()
250 cmd.buffer.registers[1].index = CPIA2_VC_ST_CTRL; in cpia2_do_command()
251 cmd.buffer.registers[1].value = CPIA2_VC_ST_CTRL_SRC_VC | in cpia2_do_command()
260 cmd.buffer.registers[0].index = in cpia2_do_command()
262 cmd.buffer.registers[1].index = in cpia2_do_command()
264 cmd.buffer.registers[0].value = CPIA2_SYSTEM_CONTROL_CLEAR_ERR; in cpia2_do_command()
265 cmd.buffer.registers[1].value = in cpia2_do_command()
380 cmd.buffer.registers[0].index = CPIA2_VC_VC_TARGET_KB; in cpia2_do_command()
381 cmd.buffer.registers[0].value = param; in cpia2_do_command()
[all …]
/kernel/linux/linux-6.6/sound/soc/codecs/
Dtlv320aic3x.h57 /* ADC PGA Gain control registers */
60 /* MIC3 control registers */
63 /* Line1 Input control registers */
68 /* Line2 Input control registers */
74 /* AGC Control Registers A, B, C */
82 /* DAC Power and Left High Power Output control registers */
85 /* Right High Power Output control registers */
89 /* DAC Output Switching control registers */
91 /* High Power Output Driver Pop Reduction registers */
93 /* DAC Digital control registers */
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/arm/
Datmel-sysregs.txt1 Atmel system registers
5 - reg : Should contain registers location and length
9 - reg: Should contain registers location and length
15 - reg: Should contain registers location and length
21 - reg: Should contain registers location and length
35 - reg: Should contain registers location and length
46 - reg: Should contain registers location and length
55 Special Function Registers (SFR)
57 Special Function Registers (SFR) manage specific aspects of the integrated
66 - reg: Should contain registers location and length
[all …]
/kernel/linux/linux-5.10/arch/xtensa/variants/csp/include/variant/
Dtie-asm.h58 * (not including zero-overhead loop registers).
62 * at1..at4 Four temporary address registers (first XCHAL_NCP_NUM_ATMPS
63 * registers are clobbered, the remaining are unused).
70 * select Select what category(ies) of registers to store, as a bitmask
71 * (see XTHAL_SAS_xxx constants). Defaults to all registers.
72 * alloc Select what category(ies) of registers to allocate; if any
74 * the corresponding registers is skipped without doing any store.
78 // Optional global registers used by default by the compiler:
88 // Optional caller-saved registers used by default by the compiler:
100 // Optional caller-saved registers not used by default by the compiler:
[all …]
/kernel/linux/linux-6.6/arch/xtensa/variants/csp/include/variant/
Dtie-asm.h58 * (not including zero-overhead loop registers).
62 * at1..at4 Four temporary address registers (first XCHAL_NCP_NUM_ATMPS
63 * registers are clobbered, the remaining are unused).
70 * select Select what category(ies) of registers to store, as a bitmask
71 * (see XTHAL_SAS_xxx constants). Defaults to all registers.
72 * alloc Select what category(ies) of registers to allocate; if any
74 * the corresponding registers is skipped without doing any store.
78 // Optional global registers used by default by the compiler:
88 // Optional caller-saved registers used by default by the compiler:
100 // Optional caller-saved registers not used by default by the compiler:
[all …]
/kernel/linux/linux-5.10/arch/xtensa/variants/de212/include/variant/
Dtie-asm.h58 * (not including zero-overhead loop registers).
62 * at1..at4 Four temporary address registers (first XCHAL_NCP_NUM_ATMPS
63 * registers are clobbered, the remaining are unused).
70 * select Select what category(ies) of registers to store, as a bitmask
71 * (see XTHAL_SAS_xxx constants). Defaults to all registers.
72 * alloc Select what category(ies) of registers to allocate; if any
74 * the corresponding registers is skipped without doing any store.
78 // Optional caller-saved registers used by default by the compiler:
90 // Optional caller-saved registers not used by default by the compiler:
112 * (not including zero-overhead loop registers).
[all …]
/kernel/linux/linux-6.6/arch/xtensa/variants/de212/include/variant/
Dtie-asm.h58 * (not including zero-overhead loop registers).
62 * at1..at4 Four temporary address registers (first XCHAL_NCP_NUM_ATMPS
63 * registers are clobbered, the remaining are unused).
70 * select Select what category(ies) of registers to store, as a bitmask
71 * (see XTHAL_SAS_xxx constants). Defaults to all registers.
72 * alloc Select what category(ies) of registers to allocate; if any
74 * the corresponding registers is skipped without doing any store.
78 // Optional caller-saved registers used by default by the compiler:
90 // Optional caller-saved registers not used by default by the compiler:
112 * (not including zero-overhead loop registers).
[all …]

12345678910>>...410