Home
last modified time | relevance | path

Searched +full:- +full:- +full:retry +full:- +full:all +full:- +full:errors (Results 1 – 25 of 391) sorted by relevance

12345678910>>...16

/drivers/regulator/
Dirq_helpers.c1 // SPDX-License-Identifier: GPL-2.0
6 // Logic has been partially adapted from qcom-labibb driver.
37 spin_lock(&rdev->err_lock); in rdev_flag_err()
38 rdev->cached_err |= err; in rdev_flag_err()
39 spin_unlock(&rdev->err_lock); in rdev_flag_err()
44 spin_lock(&rdev->err_lock); in rdev_clear_err()
45 rdev->cached_err &= ~err; in rdev_clear_err()
46 spin_unlock(&rdev->err_lock); in rdev_clear_err()
60 d = &h->desc; in regulator_notifier_isr_work()
61 rid = &h->rdata; in regulator_notifier_isr_work()
[all …]
/drivers/scsi/bfa/
Dbfa_defs_fcs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2005-2014 Brocade Communications Systems, Inc.
4 * Copyright (c) 2014- QLogic Corporation.
5 * All rights reserved
8 * Linux driver for QLogic BR-series Fibre Channel Host Bus Adapter.
36 u32 flogi_rsp_err; /* FLOGI response errors */
37 u32 flogi_acc_err; /* FLOGI accept errors */
73 * - FCP IM and FCP TM roles cannot be enabled together for a FCS port
74 * - Create multiple ports if both IM and TM functions required.
75 * - Atleast one role must be specified.
[all …]
/drivers/edac/
Di5000_edac.c12 * Intel 5000X Chipset Memory Controller Hub (MCH) - Datasheet
48 * Function 1: Memory Branch Map, Control, Errors Register
51 * All 3 functions of Device 16 (0,1,2) share the SAME DID
86 /* Thermal and SPD or BFD errors */
96 /* Correctable errors */
102 /* Non-Retry or redundant Retry errors */
108 /* Uncorrectable errors */
277 * MTRx - Memory Technology Registers
290 /* enables the report of miscellaneous messages as CE errors - default off */
361 u32 ferr_fat_fbd; /* First Errors Fatal */
[all …]
Di5400_edac.c18 * Intel 5400 Chipset Memory Controller Hub (MCH) - Datasheet
21 * This Memory Controller manages DDR2 FB-DIMMs. It has 2 branches, each with
22 * 2 channels operating in lockstep no-mirror mode. Each channel can have up to
58 * Function 1: Memory Branch Map, Control, Errors Register
61 * All 3 functions of Device 16 (0,1,2) share the SAME DID and
83 #define FERR_FAT_FBDCHAN (3<<28) /* channel index where the highest-order error occurred */
88 /* Non-fatal error register */
140 * Error masks are according with Table 5-17 of i5400 datasheet
144 EMASK_M1 = 1<<0, /* Memory Write error on non-redundant retry */
145 EMASK_M2 = 1<<1, /* Memory or FB-DIMM configuration CRC read error */
[all …]
Di7300_edac.c1 // SPDX-License-Identifier: GPL-2.0-only
10 * Intel 7300 Chipset Memory Controller Hub (MCH) - Datasheet
13 * TODO: The chipset allow checking for PCI Express errors also. Currently,
14 * the driver covers only memory error errors
48 * Branch 0 - 2 channels: channels 0 and 1 (FDB0 PCI dev 21.0)
49 * Branch 1 - 2 channels: channels 2 and 3 (FDB1 PCI dev 22.0)
125 * Function 1: Memory Branch Map, Control, Errors Register
151 * memory. From datasheet item 7.3.1 (FB-DIMM technology & organization), it
170 * MTRx - Memory Technology Registers
192 [22] = "Non-Redundant Fast Reset Timeout",
[all …]
De752x_edac.c10 * https://www.intel.in/content/www/in/en/chipsets/e7525-memory-controller-hub-datasheet.html
33 static int sysbus_parity = -1;
77 /* E752X register addresses - device 0 function 0 */
115 /* E752X register addresses - device 0 function 1 */
134 #define E752X_DRAM_RETR_ADD 0xAC /* DRAM Retry address register (32b) */
173 /* 3100 IMCH specific register addresses - device 0 function 1 */
179 /* ICH5R register addresses - device 30 function 0 */
192 * Those chips Support single-rank and dual-rank memories only.
194 * On e752x chips, the odd rows are present only on dual-rank memories.
200 * slot single-ranked double-ranked
[all …]
/drivers/usb/
Dusb-skeleton.c1 // SPDX-License-Identifier: GPL-2.0
3 * USB Skeleton driver - 2.2
5 * Copyright (C) 2001-2004 Greg Kroah-Hartman (greg@kroah.com)
7 * This driver is based on the 2.6.3 version of drivers/usb/usb-skeleton.c
37 #define MAX_TRANSFER (PAGE_SIZE - 512)
46 /* Structure to hold all of our device specific stuff */
59 int errors; /* the last request tanked */ member
61 spinlock_t err_lock; /* lock for errors */
76 usb_free_urb(dev->bulk_in_urb); in skel_delete()
77 usb_put_intf(dev->interface); in skel_delete()
[all …]
/drivers/gpu/drm/ci/
Dgitlab-ci.yml2 DRM_CI_PROJECT_PATH: &drm-ci-project-path mesa/mesa
3 DRM_CI_COMMIT_SHA: &drm-ci-commit-sha d9849ac46623797a9f56fb9d46dc52460ac477de
6 TARGET_BRANCH: drm-next
10 DEQP_RUNNER_GIT_URL: https://gitlab.freedesktop.org/mesa/deqp-runner.git
13 FDO_UPSTREAM_REPO: helen.fornazier/linux # The repo where the git-archive daily runs
14 MESA_TEMPLATES_COMMIT: &ci-templates-commit d5aa3941aa03c2f716595116354fb81eb8012acb
16 CI_PRE_CLONE_SCRIPT: |-
17 set -o xtrace
18 …-L --retry 4 -f --retry-all-errors --retry-delay 60 -s ${DRM_CI_PROJECT_URL}/-/raw/${DRM_CI_COMMIT…
19 bash download-git-cache.sh
[all …]
Digt_runner.sh2 # SPDX-License-Identifier: MIT
4 set -ex
8 export LD_LIBRARY_PATH=$LD_LIBRARY_PATH:/igt/lib/aarch64-linux-gnu/:/igt/lib/x86_64-linux-gnu:/igt/…
12 ls -l /dev/dri/
20 set -e
26 modprobe --first-time $DRIVER_NAME
30 if [ -e "/install/xfails/$DRIVER_NAME-$GPU_VERSION-skips.txt" ]; then
31 IGT_SKIPS="--skips /install/xfails/$DRIVER_NAME-$GPU_VERSION-skips.txt"
34 if [ -e "/install/xfails/$DRIVER_NAME-$GPU_VERSION-flakes.txt" ]; then
35 IGT_FLAKES="--flakes /install/xfails/$DRIVER_NAME-$GPU_VERSION-flakes.txt"
[all …]
Dlava-submit.sh2 # SPDX-License-Identifier: MIT
4 set -e
5 set -x
9 if curl -L --retry 4 -f --retry-all-errors --retry-delay 60 -s "https://${BASE_SYSTEM_MAINLINE_HOST…
15 rm -rf results
16 mkdir -p results/job-rootfs-overlay/
18 cp artifacts/ci-common/capture-devcoredump.sh results/job-rootfs-overlay/
19 cp artifacts/ci-common/init-*.sh results/job-rootfs-overlay/
20 cp artifacts/ci-common/intel-gpu-freq.sh results/job-rootfs-overlay/
21 cp "$SCRIPTS_DIR"/setup-test-env.sh results/job-rootfs-overlay/
[all …]
/drivers/ata/
Dlibata-eh.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * libata-eh.c - libata error handling
8 * as Documentation/driver-api/libata.rst
11 * http://www.sata-io.org/
59 /* Waiting in ->prereset can never be reliable. It's
76 * hardreset. All others are hardreset if available. In most cases
97 15000, /* Some drives are slow to read log pages when waking-up */
125 * On the retry after a command timed out, the next timeout value from
129 * ehc->cmd_timeout_idx keeps track of which timeout to use per
172 ehi->desc_len += vscnprintf(ehi->desc + ehi->desc_len, in __ata_ehi_pushv_desc()
[all …]
/drivers/infiniband/hw/hfi1/
Dfirmware.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright(c) 2015 - 2017 Intel Corporation.
103 #define AUGMENT_SIZE (sizeof(struct augmented_firmware_file) - \
122 * The mutex protects fw_state, fw_err, and all of the firmware_details
217 * Read a single 64-bit value from 8051 data memory.
224 * ignored - i.e. the hardware will always do aligned 8-byte reads as if
227 * Return 0 on success, -ENXIO on a read error (timeout).
250 return -ENXIO; in __read_8051_data()
262 * Read 8051 data starting at addr, for len bytes. Will read in 8-byte chunks.
263 * Return 0 on success, -errno on error.
[all …]
/drivers/net/wireless/virtual/
Dmac80211_hwsim.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * mac80211_hwsim - software simulator of 802.11 radio(s) for mac80211
6 * Copyright (C) 2020, 2022-2024 Intel Corporation
13 * enum hwsim_tx_control_flags - flags to describe transmission info/status
33 * entities such as wmediumd to receive and process all broadcasted
43 * broadcasting the frames to all listening mac80211_hwsim radio
51 * enum hwsim_commands - supported hwsim commands
53 * @HWSIM_CMD_UNSPEC: unspecified command to catch errors
55 * @HWSIM_CMD_REGISTER: request to register and received all broadcasted
68 * returns the radio ID (>= 0) or negative on errors, if successful
[all …]
/drivers/gpu/drm/amd/include/ivsrcid/gfx/
Dirqsrcs_gfx_11_0_0.h12 * all copies or substantial portions of the Software.
27 …ID__UTCL2_FAULT 0 // UTCL2 has encountered a fault or retry scenario
37 #define GFX_11_0_0__SRCID__SDMA_IB_PREEMPT 53 // 0x35 sdma mid - command …
42 #define GFX_11_0_0__SRCID__SDMA_PAGE_TIMEOUT 58 // 0x3A Page retry timeout…
56 #define GFX_11_0_0__SRCID__CP_EOP_INTERRUPT 181 // 0xB5 End-of-Pipe Interrupt
65 #define GFX_11_0_0__SRCID__CP_PREEMPT_ACK 194 // 0xC2 Preemption Ack-wledge
76 #define GFX_11_0_0__SRCID__SQ_INTERRUPT_ID 239 // 0xEF SQ Interrupt (ttrace wrap, errors)
/drivers/hwmon/
Dw83l785ts.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * w83l785ts.c - Part of lm_sensors, Linux kernel modules for hardware
5 * Copyright (C) 2003-2009 Jean Delvare <jdelvare@suse.de>
7 * Inspired from the lm83 driver. The W83L785TS-S is a sensor chip made
11 * http://www.winbond-usa.com/products/winbond_products/pdfs/PCIC/W83L785TS-S.pdf
27 #include <linux/hwmon-sysfs.h>
42 * The W83L785TS-S registers
56 * The W83L785TS-S uses signed 8-bit values.
73 * Driver data (common to all clients)
117 return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp[attr->index])); in show_temp()
[all …]
/drivers/scsi/
Dscsi_lib_test.c1 // SPDX-License-Identifier: GPL-2.0
72 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_multiple_sense()
75 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_multiple_sense()
81 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_multiple_sense()
87 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_multiple_sense()
95 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, in scsi_lib_test_multiple_sense()
128 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_any_sense()
158 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_host()
181 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_any_failure()
204 KUNIT_EXPECT_EQ(test, -EAGAIN, scsi_check_passthrough(&sc, &failures)); in scsi_lib_test_any_status()
[all …]
/drivers/net/ethernet/sun/
Dsunqe.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define GLOB_MSIZE 0x0cUL /* Local-memory Size */
45 /* The following registers are for per-qe channel information/status. */
59 #define CREG_PIPG 0x34UL /* Inter-Frame Gap */
74 #define CREG_STAT_CCOFLOW 0x00100000 /* TX Coll-counter Overflow */
79 #define CREG_STAT_RCCOFLOW 0x00001000 /* RX Coll-counter Overflow */
85 #define CREG_STAT_CECOFLOW 0x00000040 /* CRC Error-counter Overflow*/
115 #define CREG_MMASK_ERETRY 0x04000000 /* Excess retry */
121 #define CREG_MMASK_RXCOLL 0x00000400 /* RX Coll-Cntr overflow */
129 /* Per-channel AMD 79C940 MACE registers. */
[all …]
/drivers/net/can/
Dsun4i_can.c2 * sun4i_can.c - CAN bus controller driver for Allwinner SUN4I&SUN7I based SoCs
6 * All rights reserved.
11 * Copyright (C) 2002-2007 Volkswagen Group Electronic Research
206 * struct sun4ican_quirks - Differences between SoC variants.
241 spin_lock_irqsave(&priv->cmdreg_lock, flags); in sun4i_can_write_cmdreg()
242 writel(val, priv->base + SUN4I_REG_CMD_ADDR); in sun4i_can_write_cmdreg()
243 spin_unlock_irqrestore(&priv->cmdreg_lock, flags); in sun4i_can_write_cmdreg()
249 int retry = SUN4I_MODE_MAX_RETRIES; in set_normal_mode() local
253 mod_reg_val = readl(priv->base + SUN4I_REG_MSEL_ADDR); in set_normal_mode()
255 writel(mod_reg_val, priv->base + SUN4I_REG_MSEL_ADDR); in set_normal_mode()
[all …]
/drivers/gpu/drm/i915/gt/
Dintel_reset.c1 // SPDX-License-Identifier: MIT
3 * Copyright © 2008-2018 Intel Corporation
41 struct drm_i915_file_private *file_priv = ctx->file_priv; in client_mark_guilty()
52 prev_hang = xchg(&file_priv->hang_timestamp, jiffies); in client_mark_guilty()
57 atomic_add(score, &file_priv->ban_score); in client_mark_guilty()
59 drm_dbg(&ctx->i915->drm, in client_mark_guilty()
61 ctx->name, score, in client_mark_guilty()
62 atomic_read(&file_priv->ban_score)); in client_mark_guilty()
73 if (intel_context_is_closed(rq->context)) in mark_guilty()
77 ctx = rcu_dereference(rq->context->gem_context); in mark_guilty()
[all …]
/drivers/scsi/libfc/
Dfc_fcp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright(c) 2007 Intel Corporation. All rights reserved.
4 * Copyright(c) 2008 Red Hat, Inc. All rights reserved.
7 * Maintained at www.Open-FCoE.org
41 #define FC_SRB_DISCONTIG (1 << 4) /* non-sequential data recvd */
54 * struct fc_fcp_internal - FCP layer internal data
71 #define fc_get_scsi_internal(x) ((struct fc_fcp_internal *)(x)->scsi_priv)
124 * fc_fcp_pkt_alloc() - Allocate a fcp_pkt
136 fsp = mempool_alloc(si->scsi_pkt_pool, gfp); in fc_fcp_pkt_alloc()
139 fsp->lp = lport; in fc_fcp_pkt_alloc()
[all …]
/drivers/gpu/drm/amd/display/modules/hdcp/
Dhdcp.c12 * all copies or substantial portions of the Software.
31 struct mod_hdcp_trace *trace = &hdcp->connection.trace; in push_error_status()
33 if (trace->error_count < MAX_NUM_OF_ERROR_TRACE) { in push_error_status()
34 trace->errors[trace->error_count].status = status; in push_error_status()
35 trace->errors[trace->error_count].state_id = hdcp->state.id; in push_error_status()
36 trace->error_count++; in push_error_status()
41 hdcp->connection.hdcp1_retry_count++; in push_error_status()
42 if (hdcp->connection.hdcp1_retry_count == MAX_NUM_OF_ATTEMPTS) in push_error_status()
43 hdcp->connection.link.adjust.hdcp1.disable = 1; in push_error_status()
45 hdcp->connection.hdcp2_retry_count++; in push_error_status()
[all …]
/drivers/firmware/arm_scmi/
Draw_mode.c1 // SPDX-License-Identifier: GPL-2.0
13 * little-endian format.
27 * originated from a test-suite and the normal operations of the SCMI drivers,
28 * when Raw mode is enabled, by default, all the regular SCMI drivers are
36 * All SCMI Raw entries are rooted under a common top /raw debugfs top directory
40 * `-- 0
41 * |-- atomic_threshold_us
42 * |-- instance_name
43 * |-- raw
44 * | |-- channels
[all …]
/drivers/hwmon/occ/
Dcommon.h1 /* SPDX-License-Identifier: GPL-2.0+ */
7 #include <linux/hwmon-sysfs.h>
16 * Same response format for all OCC versions.
111 int error; /* final transfer error after retry */
113 unsigned int error_count; /* number of xfr errors observed */
/drivers/net/wireless/ath/ath5k/
Ddesc.c2 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
4 * Copyright (c) 2007-2008 Pavel Roskin <proski@gnu.org>
8 * copyright notice and this permission notice appear in all copies.
10 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
11 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
34 * Here we handle the processing of the low-level hw descriptors
39 * that contain information about how the packet was sent or received (errors
53 * ath5k_hw_setup_2word_tx_desc() - Initialize a 2-word tx control descriptor
69 * Internal function to initialize a 2-Word TX control descriptor
[all …]
/drivers/s390/block/
Ddasd_3990_erp.c1 // SPDX-License-Identifier: GPL-2.0
51 struct dasd_ccw_req *cqr = erp->refers; in dasd_3990_erp_cleanup()
53 dasd_free_erp_request(erp, erp->memdev); in dasd_3990_erp_cleanup()
54 cqr->status = final_status; in dasd_3990_erp_cleanup()
70 struct dasd_device *device = erp->startdev; in dasd_3990_erp_block_queue()
76 spin_lock_irqsave(get_ccwdev_lock(device->cdev), flags); in dasd_3990_erp_block_queue()
78 spin_unlock_irqrestore(get_ccwdev_lock(device->cdev), flags); in dasd_3990_erp_block_queue()
79 erp->status = DASD_CQR_FILLED; in dasd_3990_erp_block_queue()
80 if (erp->block) in dasd_3990_erp_block_queue()
81 dasd_block_set_timer(erp->block, expires); in dasd_3990_erp_block_queue()
[all …]

12345678910>>...16