Searched +full:0 +full:x00000008 (Results 1 – 25 of 26) sorted by relevance
12
| /Documentation/devicetree/bindings/memory-controllers/ |
| D | nvidia,tegra30-emc.yaml | 35 const: 0
53 "^emc-timings-[0-9]+$":
62 "^timing-[0-9]+$":
75 minimum: 0
91 Mode Register 0.
98 minimum: 0
239 reg = <0x7000f400 0x400>;
240 interrupts = <0 78 4>;
247 #interconnect-cells = <0>;
255 nvidia,emc-auto-cal-interval = <0x001fffff>;
[all …]
|
| D | nvidia,tegra124-mc.yaml | 47 "^emc-timings-[0-9]+$":
56 "^timing-[0-9]+$":
118 reg = <0x70019000 0x1000>;
122 interrupts = <0 77 4>;
135 0x40040001 /* MC_EMEM_ARB_CFG */
136 0x8000000a /* MC_EMEM_ARB_OUTSTANDING_REQ */
137 0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
138 0x00000001 /* MC_EMEM_ARB_TIMING_RP */
139 0x00000002 /* MC_EMEM_ARB_TIMING_RC */
140 0x00000000 /* MC_EMEM_ARB_TIMING_RAS */
[all …]
|
| D | nvidia,tegra30-mc.yaml | 64 "^emc-timings-[0-9]+$":
73 "^timing-[0-9]+$":
134 reg = <0x7000f000 0x400>;
138 interrupts = <0 77 4>;
151 0x0000000a /* MC_EMEM_ARB_CFG */
152 0xc0000079 /* MC_EMEM_ARB_OUTSTANDING_REQ */
153 0x00000003 /* MC_EMEM_ARB_TIMING_RCD */
154 0x00000004 /* MC_EMEM_ARB_TIMING_RP */
155 0x00000010 /* MC_EMEM_ARB_TIMING_RC */
156 0x0000000b /* MC_EMEM_ARB_TIMING_RAS */
[all …]
|
| D | nvidia,tegra20-emc.yaml | 38 const: 0
41 const: 0
145 "^emc-table@[0-9]+$":
165 const: 0
172 "^emc-table@[0-9]+$":
199 reg = <0x7000f400 0x400>;
200 interrupts = <0 78 4>;
207 #interconnect-cells = <0>;
209 #size-cells = <0>;
213 emc-tables@0 {
[all …]
|
| D | nvidia,tegra124-emc.yaml | 33 const: 0
51 "^emc-timings-[0-9]+$":
62 "^timing-[0-9]+$":
93 minimum: 0
156 minimum: 0
356 reg = <0x70019000 0x1000>;
369 reg = <0x7001b000 0x1000>;
377 #interconnect-cells = <0>;
379 emc-timings-0 {
382 timing-0 {
[all …]
|
| /Documentation/devicetree/bindings/net/ |
| D | altr,tse.yaml | 116 reg = <0xc0100000 0x00000400>,
117 <0xc0101000 0x00000020>,
118 <0xc0102000 0x00000020>,
119 <0xc0103000 0x00000008>,
120 <0xc0104000 0x00000020>,
121 <0xc0105000 0x00000020>,
122 <0xc0106000 0x00000100>;
125 interrupts = <0 44 4>,<0 45 4>;
140 reg = <0x00001000 0x00000400>,
141 <0x00001460 0x00000020>,
[all …]
|
| D | socfpga-dwmac.txt | 39 reg = <0x00000001 0x00000240 0x00000008>,
40 <0x00000001 0x00000200 0x00000040>;
48 altr,sysmgr-syscon = <&sysmgr 0x60 0>;
49 reg = <0xff700000 0x2000>;
50 interrupts = <0 115 4>;
|
| /Documentation/userspace-api/media/v4l/ |
| D | metafmt-d4xx.rst | 40 :stub-columns: 0
46 - 0x80000000
61 - Power of the laser LED 0-360, used for depth measurement
63 - 0: manual; 1: automatic exposure
65 - Exposure priority value: 0 - constant frame rate
68 and lie between 0 and maximum width or height respectively)
76 - Preset selector value, default: 0, unless changed by the user
78 - 0: off, 1: on, same as __u32 Laser mode for v1
82 - Led power value 0-360 (F416 SKU)
85 - 0x80000001
[all …]
|
| D | vidioc-enumoutput.rst | 47 :header-rows: 0
48 :stub-columns: 0
67 The LSB corresponds to audio output 0, the MSB to output 31. Any
104 :header-rows: 0
105 :stub-columns: 0
126 :header-rows: 0
127 :stub-columns: 0
131 - 0x00000002
135 - 0x00000004
139 - 0x00000008
[all …]
|
| D | vidioc-subdev-enum-mbus-code.rst | 39 Each enumeration starts with the ``index`` of 0, and
44 and set ``index`` to 0.
67 :header-rows: 0
68 :stub-columns: 0
109 :header-rows: 0
110 :stub-columns: 0
114 - 0x00000001
121 - 0x00000002
128 - 0x00000004
135 - 0x00000004
[all …]
|
| D | ext-ctrls-codec-stateless.rst | 44 :header-rows: 0
45 :stub-columns: 0
114 :header-rows: 0
115 :stub-columns: 0
119 - 0x00000001
122 - 0x00000002
125 - 0x00000004
128 - 0x00000008
131 - 0x00000010
134 - 0x00000020
[all …]
|
| D | vidioc-enuminput.rst | 46 :header-rows: 0
47 :stub-columns: 0
66 corresponds to audio input 0, the MSB to input 31. Any number of
109 :header-rows: 0
110 :stub-columns: 0
131 :header-rows: 0
132 :stub-columns: 0
136 - 0x00000001
139 - 0x00000002
142 - 0x00000004
[all …]
|
| D | vidioc-reqbufs.rst | 79 :header-rows: 0
80 :stub-columns: 0
98 - Set by the driver. If 0, then the driver doesn't support
105 then this can be called with ``count`` set to 0, ``memory`` set to
129 :header-rows: 0
130 :stub-columns: 0
134 - 0x00000001
137 - 0x00000002
140 - 0x00000004
143 - 0x00000008
[all …]
|
| D | vidioc-enumstd.rst | 53 :header-rows: 0
54 :stub-columns: 0
92 :header-rows: 0
93 :stub-columns: 0
108 :header-rows: 0
109 :stub-columns: 0
122 #define V4L2_STD_PAL_B ((v4l2_std_id)0x00000001)
123 #define V4L2_STD_PAL_B1 ((v4l2_std_id)0x00000002)
124 #define V4L2_STD_PAL_G ((v4l2_std_id)0x00000004)
125 #define V4L2_STD_PAL_H ((v4l2_std_id)0x00000008)
[all …]
|
| D | buffer.rst | 91 #. VIDIOC_REQBUFS(0)
165 :header-rows: 0
166 :stub-columns: 0
290 must set this to 0.
320 :header-rows: 0
321 :stub-columns: 0
333 which may not be 0.
390 :header-rows: 0
391 :stub-columns: 0
457 :header-rows: 0
[all …]
|
| /Documentation/devicetree/bindings/soc/dove/ |
| D | pmu.txt | 24 - #power-domain-cells: must be 0.
35 reg = <0xd0000 0x8000>, <0xd8000 0x8000>;
43 #power-domain-cells = <0>;
44 marvell,pmu_pwr_mask = <0x00000008>;
45 marvell,pmu_iso_mask = <0x00000001>;
50 #power-domain-cells = <0>;
51 marvell,pmu_pwr_mask = <0x00000004>;
52 marvell,pmu_iso_mask = <0x00000002>;
|
| /Documentation/devicetree/bindings/remoteproc/ |
| D | ti,keystone-rproc.txt | 121 reg = <0x00000008 0x1f800000 0x00000000 0x800000>;
130 reg = <0x10800000 0x00100000>,
131 <0x10e00000 0x00008000>,
132 <0x10f00000 0x00008000>;
135 ti,syscon-dev = <&devctrl 0x40>;
136 resets = <&pscrst 0>;
138 interrupts = <0 8>;
140 kick-gpios = <&dspgpio0 27 0>;
160 reg = <0x00000008 0x1f800000 0x00000000 0x800000>;
169 reg = <0x10800000 0x00100000>,
[all …]
|
| /Documentation/devicetree/bindings/thermal/ |
| D | qoriq-thermal.yaml | 20 Register (IPBRR0) at offset 0x0BF8.
24 0x01900102 T1040
82 reg = <0xf0000 0x1000>;
83 interrupts = <18 2 0 0>;
84 fsl,tmu-range = <0x000a0000 0x00090026 0x0008004a 0x0001006a>;
85 fsl,tmu-calibration = <0x00000000 0x00000025>,
86 <0x00000001 0x00000028>,
87 <0x00000002 0x0000002d>,
88 <0x00000003 0x00000031>,
89 <0x00000004 0x00000036>,
[all …]
|
| /Documentation/firmware-guide/acpi/ |
| D | debug.rst | 40 ACPI_UTILITIES 0x00000001
41 ACPI_HARDWARE 0x00000002
42 ACPI_EVENTS 0x00000004
43 ACPI_TABLES 0x00000008
44 ACPI_NAMESPACE 0x00000010
45 ACPI_PARSER 0x00000020
46 ACPI_DISPATCHER 0x00000040
47 ACPI_EXECUTER 0x00000080
48 ACPI_RESOURCES 0x00000100
49 ACPI_CA_DEBUGGER 0x00000200
[all …]
|
| /Documentation/firmware-guide/acpi/apei/ |
| D | einj.rst | 13 ACPI: EINJ 0x000000007370A000 000150 (v01 INTEL 00000001 INTL 00000001)
50 0x00000001 Processor Correctable
51 0x00000002 Processor Uncorrectable non-fatal
52 0x00000004 Processor Uncorrectable fatal
53 0x00000008 Memory Correctable
54 0x00000010 Memory Uncorrectable non-fatal
55 0x00000020 Memory Uncorrectable fatal
56 0x00000040 PCI Express Correctable
57 0x00000080 PCI Express Uncorrectable non-fatal
58 0x00000100 PCI Express Uncorrectable fatal
[all …]
|
| /Documentation/userspace-api/media/cec/ |
| D | cec-ioc-adap-g-caps.rst | 43 :header-rows: 0
44 :stub-columns: 0
71 :header-rows: 0
72 :stub-columns: 0
78 - 0x00000001
87 - 0x00000002
95 - 0x00000004
105 - 0x00000008
111 - 0x00000010
116 - 0x00000020
[all …]
|
| /Documentation/devicetree/bindings/dma/ |
| D | stericsson,dma40.yaml | 22 0: SPI controller 0
23 1: SD/MMC controller 0 (unused)
35 13: UART port 0
37 15: I2C port 0
42 20: SLIMbus or HSI channel 0
51 29: SD/MMC controller 0
53 31: MSP port 0 or SLIMbus channel 0
83 61: Crypto Accelerator 0
84 62: Crypto Accelerator 0 TX or Hash Accelerator 0 TX
85 63: Hash Accelerator 0 TX
[all …]
|
| /Documentation/driver-api/ |
| D | mtdnand.rst | 141 .offset = 0,
197 should return 0, if the device is busy (R/B pin is low) and 1, if the
217 int err = 0;
325 GPIO(BOARD_NAND_NCE) |= 0xff;
326 if (chip >= 0)
344 case 0:
654 terminated by an {0, 0} entry.
667 <spare data page 0><ecc result 0>...<ecc result n>
671 <spare data page n><ecc result 0>...<ecc result n>
699 0x00 ECC byte 0 Error correction code byte 0
[all …]
|
| /Documentation/admin-guide/ |
| D | xfs.rst | 255 delaylog/nodelaylog v4.0
256 ihashsize v4.0
257 irixsgid v4.0
258 osyncisdsync/osyncisosync v4.0
268 fs.xfs.stats_clear (Min: 0 Default: 0 Max: 1)
270 in /proc/fs/xfs/stat. It then immediately resets to "0".
291 fs.xfs.error_level (Min: 0 Default: 3 Max: 11)
296 XFS_ERRLEVEL_OFF: 0
300 fs.xfs.panic_mask (Min: 0 Default: 0 Max: 511)
304 XFS_NO_PTAG 0
[all …]
|
| /Documentation/ABI/testing/ |
| D | sysfs-fs-f2fs | 23 Setting gc_idle = 0(default) will disable this option. Setting:
54 0x00 DISABLE disable IPU(=default option in LFS mode)
55 0x01 FORCE all the time
56 0x02 SSR if SSR mode is activated
57 0x04 UTIL if FS utilization is over threshold
58 0x08 SSR_UTIL if SSR mode is activated and FS utilization is over
60 0x10 FSYNC activated in fsync path only for high performance
64 0x20 ASYNC do IPU given by asynchronous write requests
65 0x40 NOCACHE disable IPU bio cache
66 0x80 HONOR_OPU_WRITE use OPU write prior to IPU write if inode has
[all …]
|
12