Searched +full:0 +full:x3500 (Results 1 – 5 of 5) sorted by relevance
| /Documentation/admin-guide/perf/ |
| D | hns3-pmu.rst | 44 config=0x00204
46 config=0x10204
51 The bits 0~15 of config (here 0x0204) are the true hardware event code. If
52 two events have same value of bits 0~15 of config, that means they are
53 event pair. And the bit 16 of config indicates getting counter 0 or
59 counter 0 / counter 1
75 …$# perf stat -g -e hns3_pmu_sicl_0/config=0x00002,global=1/ -e hns3_pmu_sicl_0/config=0x10002,glob…
86 $# perf stat -a -e hns3_pmu_sicl_0/config=0x1020F,global=1/ -I 1000
90 is same as mac id. The "tc" filter option must be set to 0xF in this mode,
95 $# perf stat -a -e hns3_pmu_sicl_0/config=0x1020F,port=0,tc=0xF/ -I 1000
[all …]
|
| /Documentation/devicetree/bindings/gpio/ |
| D | realtek,otto-gpio.yaml | 24 pattern: "^gpio@[0-9a-f]+$"
86 reg = <0x3500 0x1c>;
98 reg = <0x3300 0x1c>, <0x3338 0x8>;
|
| /Documentation/devicetree/bindings/phy/ |
| D | mediatek,xsphy.yaml | 20 u2 port0 0x0000 MISC
21 0x0100 FMREG
22 0x0300 U2PHY_COM
23 u2 port1 0x1000 MISC
24 0x1100 FMREG
25 0x1300 U2PHY_COM
26 u2 port2 0x2000 MISC
28 u31 common 0x3000 DIG_GLB
29 0x3100 PHYA_GLB
30 u31 port0 0x3400 DIG_LN_TOP
[all …]
|
| /Documentation/devicetree/bindings/thermal/ |
| D | qcom-spmi-adc-tm5.yaml | 33 const: 0
59 "^([-a-z0-9]*)@[0-7]$":
67 minimum: 0
80 channel will be calibrated with 0V and 1.25V reference channels,
139 "^([-a-z0-9]*)@[0-7]$":
171 #size-cells = <0>;
175 reg = <0x3100>;
177 #size-cells = <0>;
191 reg = <0x3500>;
192 interrupts = <0x2 0x35 0x0 IRQ_TYPE_EDGE_RISING>;
[all …]
|
| /Documentation/devicetree/bindings/mfd/ |
| D | qcom,spmi-pmic.yaml | 30 - pattern: '^pm(a|s)?[0-9]*@.*$'
110 const: 0
125 "^adc@[0-9a-f]+$":
132 "^adc-tm@[0-9a-f]+$":
136 "^audio-codec@[0-9a-f]+$":
140 "^battery@[0-9a-f]+$":
145 "^charger@[0-9a-f]+$":
153 "gpio@[0-9a-f]+$":
157 "^led-controller@[0-9a-f]+$":
161 "^nvram@[0-9a-f]+$":
[all …]
|