Home
last modified time | relevance | path

Searched +full:0 +full:x50 (Results 1 – 25 of 68) sorted by relevance

123

/Documentation/ABI/testing/
Ddebugfs-iio-backend13 Reading address 0x50
14 echo 0x50 > direct_reg_access
17 Writing address 0x50
18 echo 0x50 0x3 > direct_reg_access
19 //readback address 0x50
/Documentation/firmware-guide/acpi/
Di2c-muxes.rst13 | SMB1 |-->| MUX0 |--CH00--> i2c client A (0x50)
14 | | | 0x70 |--CH01--> i2c client B (0x50)
26 I2cSerialBus (0x70, ControllerInitiated, I2C_SPEED,
27 AddressingMode7Bit, "\\_SB.SMB1", 0x00,
33 Name (_ADR, 0)
39 I2cSerialBus (0x50, ControllerInitiated, I2C_SPEED,
40 AddressingMode7Bit, "\\_SB.SMB1.CH00", 0x00,
54 I2cSerialBus (0x50, ControllerInitiated, I2C_SPEED,
55 AddressingMode7Bit, "\\_SB.SMB1.CH01", 0x00,
/Documentation/devicetree/bindings/phy/
Dintel,combo-phy.yaml18 pattern: "combophy(@.*|-([0-9]|[1-9][0-9]+))?$"
97 reg = <0xd0a00000 0x40000>,
98 <0xd0a40000 0x1000>;
100 resets = <&rcu0 0x50 6>,
101 <&rcu0 0x50 17>,
102 <&rcu0 0x50 23>,
103 <&rcu0 0x50 24>;
105 intel,syscfg = <&sysconf 0>;
106 intel,hsio = <&hsiol 0>;
/Documentation/devicetree/bindings/hwmon/
Dadi,max31760.yaml23 minimum: 0x50
24 maximum: 0x57
36 #size-cells = <0>;
39 reg = <0x50>;
/Documentation/misc-devices/
Dmax6875.rst51 Valid addresses for the MAX6875 are 0x50 and 0x52.
53 Valid addresses for the MAX6874 are 0x50, 0x52, 0x54 and 0x56.
61 $ echo max6875 0x50 > /sys/bus/i2c/devices/i2c-0/new_device
63 The MAX6874/MAX6875 ignores address bit 0, so this driver attaches to multiple
64 addresses. For example, for address 0x50, it also reserves 0x51.
75 The configuration registers are at addresses 0x00 - 0x45.
84 To write a 1 to register 0x45::
86 i2c_smbus_write_byte_data(fd, 0x45, 1);
88 To read register 0x45::
90 value = i2c_smbus_read_byte_data(fd, 0x45);
[all …]
/Documentation/devicetree/bindings/gpio/
Dbrcm,xgs-iproc-gpio.yaml31 minimum: 0
60 reg = <0x18000060 0x50>,
61 <0x18000000 0x50>;
Dadi,ds4520-gpio.yaml42 #size-cells = <0>;
46 reg = <0x50>;
/Documentation/devicetree/bindings/i2c/
Di2c-mux-ltc4306.txt34 #size-cells = <0>;
35 reg = <0x4a>;
40 i2c@0 {
42 #size-cells = <0>;
43 reg = <0>;
47 reg = <0x50>;
53 #size-cells = <0>;
58 reg = <0x50>;
Di2c-mux-pinctrl.yaml37 pinctrl-names = "ddc", "pta", "idle" -> ddc = bus 0, pta = bus 1
73 #size-cells = <0>;
78 pinctrl-0 = <&state_i2cmux_ddc>;
82 i2c@0 {
83 reg = <0>;
85 #size-cells = <0>;
89 reg = <0x50>;
96 #size-cells = <0>;
100 reg = <0x50>;
Dhpe,gxp-i2c.yaml48 reg = <0x2500 0x70>;
51 #size-cells = <0>;
57 reg = <0x50>;
Dibm,i2c-fsi.yaml29 const: 0
32 "^i2c-bus@[0-9a-f]+$":
56 reg = <0x1800 0x400>;
58 #size-cells = <0>;
60 i2c-bus@0 {
61 reg = <0>;
63 #size-cells = <0>;
69 #size-cells = <0>;
73 reg = <0x50>;
/Documentation/devicetree/bindings/leds/
Dleds-el15203000.txt9 Vending area LED encoded with symbol 'V' (hex code 0x56).
13 encoded with symbol 'S' (hex code 0x53). Supports blinking breathing pattern.
15 Water Pipe LED encoded with symbol 'P' (hex code 0x50) and
26 - #size-cells : must be 0
42 led-controller@0 {
44 reg = <0>;
47 #size-cells = <0>;
51 reg = <0x50>;
58 reg = <0x53>;
65 reg = <0x56>;
/Documentation/devicetree/bindings/mux/
Dadi,adg792a.txt5 - #mux-control-cells : <0> if parallel (the three muxes are bound together
13 - First cell is the GPO line number, i.e. 0 or 1
14 - Second cell is used to specify active high (0)
22 States 0 through 3 correspond to signals A through D in the datasheet.
28 * Mux 0 is disconnected when idle, mux 1 idles in the previously
34 reg = <0x50>;
43 io-channels = <&adc 0>;
60 reg = <0x50>;
61 #mux-control-cells = <0>;
69 io-channels = <&adc 0>;
/Documentation/devicetree/bindings/pinctrl/
Dintel,pinctrl-keembay.yaml45 '^gpio@[0-9a-f]*$':
78 0 - Fast(~100MHz)
80 enum: [0, 1]
99 gpio@0 {
101 reg = <0x600b0000 0x88>,
102 <0x600b0190 0x1ac>;
104 ngpios = <0x50>;
105 #gpio-cells = <0x2>;
121 reg = <0x600c0000 0x88>,
122 <0x600c0190 0x1ac>;
[all …]
/Documentation/devicetree/bindings/powerpc/fsl/
Dmpc512x_lpbfifo.txt16 reg = <0x10100 0x50>;
17 interrupts = <7 0x8>;
/Documentation/devicetree/bindings/serial/
Dmicrochip,pic32-uart.txt10 - pinctrl-0: Phandle referencing pin configuration of the UART peripheral.
19 reg = <0x1f822000 0x50>;
25 pinctrl-0 = <&pinctrl_uart1
28 cts-gpios = <&gpio1 15 0>;
/Documentation/devicetree/bindings/display/samsung/
Dsamsung,exynos-hdmi-ddc.yaml35 #size-cells = <0>;
39 reg = <0x50>;
/Documentation/admin-guide/
Dsvga.rst33 EXTENDED_VGA - Standard 8-pixel font mode: 80x43 on EGA, 80x50 on VGA.
37 0..35 - Menu item number (when you have used the menu to view the list of
39 to use). 0..9 correspond to "0".."9", 10..35 to "a".."z". Warning: the
44 0x.... - Hexadecimal video mode ID (also displayed on the menu, see below
61 0 0F00 80x25
62 1 0F01 80x50
63 2 0F02 80x43
64 3 0F03 80x26
74 "0 0F00 80x25" means that the first menu item (the menu items are numbered
75 from "0" to "9" and from "a" to "z") is a 80x25 mode with ID=0x0f00 (see the
[all …]
/Documentation/devicetree/bindings/thermal/
Damlogic,thermal.yaml43 const: 0
59 reg = <0xff634800 0x50>;
60 interrupts = <0x0 0x24 0x0>;
62 #thermal-sensor-cells = <0>;
/Documentation/devicetree/bindings/nvmem/
Dqcom,spmi-sdam.yaml42 #size-cells = <0>;
46 reg = <0xb000>;
49 ranges = <0 0xb000 0x100>;
53 reg = <0x50 0x1>;
/Documentation/devicetree/bindings/timer/
Dnuvoton,npcm7xx-timer.yaml25 - description: The timer interrupt of timer 0
29 - description: The reference clock for timer 0
52 reg = <0xf0008000 0x50>;
/Documentation/devicetree/bindings/input/touchscreen/
Dneonode,zforce.yaml55 #size-cells = <0>;
59 reg = <0x50>;
60 interrupts = <2 0>;
63 reset-gpios = <&gpio5 9 0>; /* RST */
64 irq-gpios = <&gpio5 6 0>; /* IRQ, optional */
66 touchscreen-min-x = <0>;
68 touchscreen-min-y = <0>;
/Documentation/devicetree/bindings/sound/
Damlogic,axg-spdifout.yaml26 const: 0
74 reg = <0x480 0x50>;
75 #sound-dai-cells = <0>;
/Documentation/devicetree/bindings/usb/
Dnxp,ptn5110.yaml43 #size-cells = <0>;
47 reg = <0x50>;
63 #size-cells = <0>;
65 port@0 {
66 reg = <0>;
/Documentation/devicetree/bindings/regulator/
Drichtek,rt5739.yaml43 0: Auto PFM/PWM mode
46 enum: [0, 1]
60 #size-cells = <0>;
64 reg = <0x50>;
70 regulator-allowed-modes = <0 1>;

123