Home
last modified time | relevance | path

Searched +full:16 +full:- +full:bit (Results 1 – 25 of 592) sorted by relevance

12345678910>>...24

/Documentation/admin-guide/
Dhighuid.rst2 Notes on the change from 16-bit UIDs to 32-bit UIDs
8 - kernel code MUST take into account __kernel_uid_t and __kernel_uid32_t
12 - kernel code should use uid_t and gid_t in kernel-private structures and
15 What's left to be done for 32-bit UIDs on all Linux architectures:
17 - Disk quotas have an interesting limitation that is not related to the
22 properly with huge UIDs. If it can deal with 64-bit file offsets on all
25 - Decide whether or not to keep backwards compatibility with the system
27 (currently, the old 16-bit UID and GID are still written to disk, and
28 part of the former pad space is used to store separate 32-bit UID and
31 - Need to validate that OS emulation calls the 16-bit UID
[all …]
/Documentation/devicetree/bindings/media/i2c/
Dtda1997x.txt1 Device-Tree bindings for the NXP TDA1997x HDMI receiver
6 - RGB 8bit per color (24 bits total): R[11:4] B[11:4] G[11:4]
7 - YUV444 8bit per color (24 bits total): Y[11:4] Cr[11:4] Cb[11:4]
8 - YUV422 semi-planar 8bit per component (16 bits total): Y[11:4] CbCr[11:4]
9 - YUV422 semi-planar 10bit per component (20 bits total): Y[11:2] CbCr[11:2]
10 - YUV422 semi-planar 12bit per component (24 bits total): - Y[11:0] CbCr[11:0]
11 - YUV422 BT656 8bit per component (8 bits total): YCbCr[11:4] (2-cycles)
12 - YUV422 BT656 10bit per component (10 bits total): YCbCr[11:2] (2-cycles)
13 - YUV422 BT656 12bit per component (12 bits total): YCbCr[11:0] (2-cycles)
16 - RGB 12bit per color (36 bits total): R[11:0] B[11:0] G[11:0]
[all …]
/Documentation/userspace-api/media/rc/
Drc-protos.rst1 .. SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later
17 Other things can be encoded too. Some IR protocols encode a toggle bit; this
20 toggle bit will invert from one IR message to the next.
22 Some remotes have a pointer-type device which can used to control the
29 rc-5 (RC_PROTO_RC5)
30 -------------------
38 .. flat-table:: rc5 bits scancode mapping
41 * - rc-5 bit
43 - scancode bit
45 - description
[all …]
/Documentation/misc-devices/
Disl29003.rst20 -----------
21 The ISL29003 is an integrated light sensor with a 16-bit integrating type
23 I2C multi-function control and monitoring capabilities. The internal ADC
24 provides 16-bit resolution while rejecting 50Hz and 60Hz flicker caused by
27 The driver allows to set the lux range, the bit resolution, the operational
33 ---------
42 -------------
48 2: 0 lux to 16,000 lux
54 0: 2^16 cycles (default)
62 0: diode1's current (unsigned 16bit) (default)
[all …]
Doxsemi-tornado.rst1 .. SPDX-License-Identifier: GPL-2.0
12 value from 1 to 63.875 in increments of 0.125, and then the usual 16-bit
15 that can take any value from 4 to 16 to divide the frequency further and
19 By default the oversampling rate is set to 16 and the clock prescaler is
21 for the usual 16-bit divisor is 115313.653, which is close enough to the
30 setting bit 4 of the EFR. In that mode setting bit 7 in the MCR enables
34 devices that do not have the extra prescaler's 9th bit in CPR2, so the
38 obtained, with either exact or highly-accurate actual bit rates for
39 standard and many non-standard rates.
41 Here are the figures for the standard and some non-standard baud rates
[all …]
/Documentation/devicetree/bindings/gpio/
Dgpio-74xx-mmio.txt4 - compatible: Should contain one of the following:
5 "ti,741g125": for 741G125 (1-bit Input),
6 "ti,741g174": for 741G74 (1-bit Output),
7 "ti,742g125": for 742G125 (2-bit Input),
8 "ti,7474" : for 7474 (2-bit Output),
9 "ti,74125" : for 74125 (4-bit Input),
10 "ti,74175" : for 74175 (4-bit Output),
11 "ti,74365" : for 74365 (6-bit Input),
12 "ti,74174" : for 74174 (6-bit Output),
13 "ti,74244" : for 74244 (8-bit Input),
[all …]
/Documentation/userspace-api/media/v4l/
Dpixfmt-sdr-pcu16be.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-SDR-FMT-PCU16BE:
9 Planar complex unsigned 16-bit big endian IQ sample
15 number consist of two parts called In-phase and Quadrature (IQ). Both I
16 and Q are represented as a 16 bit unsigned big endian number stored in
17 32 bit space. The remaining unused bits within the 32 bit space will be
20 the 16 bits, bit 15:2 (14 bit) is data and bit 1:0 (2 bit) can be any
26 .. flat-table::
27 :header-rows: 1
28 :stub-columns: 0
[all …]
Dpixfmt-inzi.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-PIX-FMT-INZI:
9 Infrared 10-bit linked with Depth 16-bit images
15 Proprietary multi-planar format used by Intel SR300 Depth cameras, comprise of
16 Infrared image followed by Depth data. The pixel definition is 32-bpp,
22 The first plane - Infrared data - is stored according to
23 :ref:`V4L2_PIX_FMT_Y10 <V4L2-PIX-FMT-Y10>` greyscale format.
24 Each pixel is 16-bit cell, with actual data stored in the 10 LSBs
29 The second plane provides 16-bit per-pixel Depth data arranged in
30 :ref:`V4L2-PIX-FMT-Z16 <V4L2-PIX-FMT-Z16>` format.
[all …]
Dpixfmt-z16.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _V4L2-PIX-FMT-Z16:
10 16-bit depth data with distance values at each pixel
16 This is a 16-bit format, representing depth data. Each pixel is a
19 is stored in a 16-bit word in the little endian byte order.
27 .. flat-table::
28 :header-rows: 0
29 :stub-columns: 0
31 * - start + 0:
32 - Z\ :sub:`00low`
[all …]
/Documentation/networking/device_drivers/cellular/qualcomm/
Drmnet.rst1 .. SPDX-License-Identifier: GPL-2.0
24 sending aggregated bunch of MAP frames. rmnet driver will de-aggregate
36 Bit 0 1 2-7 8-15 16-31
39 Bit 32-x
42 Command (1)/ Data (0) bit value is to indicate if the packet is a MAP command
62 Bit 0 1 2-7 8-15 16-31
65 Bit 32-(x-33) (x-32)-x
68 Command (1)/ Data (0) bit value is to indicate if the packet is a MAP command
87 Bit 0-14 15 16-31
90 Bit 31-47 48-64
[all …]
/Documentation/scsi/
DNinjaSCSI.rst1 .. SPDX-License-Identifier: GPL-2.0
4 WorkBiT NinjaSCSI-3/32Bi driver for Linux
10 This is Workbit corp.'s(http://www.workbit.co.jp/) NinjaSCSI-3
17 :pcmcia-cs: 3.1.27
18 :gcc: gcc-2.95.4
19 :PC card: I-O data PCSC-F (NinjaSCSI-3),
20 I-O data CBSC-II in 16 bit mode (NinjaSCSI-32Bi)
21 :SCSI device: I-O data CDPS-PX24 (CD-ROM drive),
22 Media Intelligent MMO-640GT (Optical disk drive)
27 (a) Check your PC card is true "NinjaSCSI-3" card.
[all …]
Daic7xxx.rst1 .. SPDX-License-Identifier: GPL-2.0
5 Adaptec Aic7xxx Fast -> Ultra160 Family Manager Set v7.0
26 aic7770 10 EISA/VL 10MHz 16Bit 4 1
27 aic7850 10 PCI/32 10MHz 8Bit 3
28 aic7855 10 PCI/32 10MHz 8Bit 3
29 aic7856 10 PCI/32 10MHz 8Bit 3
30 aic7859 10 PCI/32 20MHz 8Bit 3
31 aic7860 10 PCI/32 20MHz 8Bit 3
32 aic7870 10 PCI/32 10MHz 16Bit 16
33 aic7880 10 PCI/32 20MHz 16Bit 16
[all …]
/Documentation/devicetree/bindings/display/
Dsimple-framebuffer.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/simple-framebuffer.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Hans de Goede <hdegoede@redhat.com>
13 A simple frame-buffer describes a frame-buffer setup by firmware or
19 sub-nodes of the chosen node (*). Simplefb nodes must be named
41 interaction, then the chosen node stdout-path property should point
46 It is advised that devicetree files contain pre-filled, disabled
52 If pre-filled framebuffer nodes are used, the firmware may need
[all …]
/Documentation/devicetree/bindings/media/
Dti,da850-vpif.txt2 ----------------------
12 - compatible: must be "ti,da850-vpif"
13 - reg: physical base address and length of the registers set for the device;
14 - interrupts: should contain IRQ line for the VPIF
18 VPIF has a 16-bit parallel bus input, supporting 2 8-bit channels or a
19 single 16-bit channel. It should contain one or two port child nodes
23 Documentation/devicetree/bindings/media/video-interfaces.txt.
25 Example using 2 8-bit input channels, one of which is connected to an
26 I2C-connected TVP5147 decoder:
29 compatible = "ti,da850-vpif";
[all …]
/Documentation/devicetree/bindings/dma/stm32/
Dst,stm32-mdma.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dma/stm32/st,stm32-mdma.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 The STM32 MDMA is a general-purpose direct memory access controller capable of
13 described in the dma.txt file, using a five-cell specifier for each channel:
21 3. A 32bit mask specifying the DMA channel configuration
22 -bit 0-1: Source increment mode
26 -bit 2-3: Destination increment mode
30 -bit 8-9: Source increment offset size
[all …]
/Documentation/filesystems/ext4/
Dblocks.rst1 .. SPDX-License-Identifier: GPL-2.0
4 ------
12 pages). By default a filesystem can contain 2^32 blocks; if the '64bit'
17 For 32-bit filesystems, limits are as follows:
19 .. list-table::
21 :header-rows: 1
23 * - Item
24 - 1KiB
25 - 2KiB
26 - 4KiB
[all …]
/Documentation/devicetree/bindings/input/
Dpxa27x-keypad.txt4 - compatible : should be "marvell,pxa27x-keypad"
5 - reg : Address and length of the register set for the device
6 - interrupts : The interrupt for the keypad controller
7 - marvell,debounce-interval : How long time the key will be
8 recognized when it is pressed. It is a u32 value, and bit[31:16]
9 is debounce interval for direct key and bit[15:0] is debounce
13 Please refer to matrix-keymap.txt
16 - marvell,direct-key-count : How many direct keyes are used.
17 - marvell,direct-key-mask : The mask indicates which keyes
18 are used. If bit[X] of the mask is set, the direct key X
[all …]
/Documentation/ABI/testing/
Dconfigfs-usb-gadget-midi21 What: /config/usb-gadget/gadget/functions/midi2.name
13 What: /config/usb-gadget/gadget/functions/midi2.name/ep.number
27 manufacturer Manufacture ID (24 bit)
28 family Device family ID (16 bit)
29 model Device model ID (16 bit)
30 sw_revision Software Revision (32 bit)
33 What: /config/usb-gadget/gadget/functions/midi2.name/ep.number/block.number
45 first_group The first UMP Group number (0-15)
46 num_groups The number of groups in this FB (1-16)
47 midi1_first_group The first UMP Group number for MIDI 1.0 (0-15)
[all …]
Ddevlink-resource-mlxsw2 Date: 08-Jan-2018
3 KernelVersion: v4.16
8 is divided into two sections, the first is hash-based table
10 between the linear and hash-based sections is static and
14 Date: 08-Jan-2018
15 KernelVersion: v4.16
21 Date: 08-Jan-2018
22 KernelVersion: v4.16
26 64bit.
29 Date: 08-Jan-2018
[all …]
/Documentation/core-api/
Ddma-isa-lpc.rst12 ------------------------
16 #include <linux/dma-mapping.h>
20 bus addresses (see Documentation/core-api/dma-api.rst for details).
28 -----------------
37 The DMA-able address space is the lowest 16 MB of _physical_ memory.
45 allocate the memory during boot-up it's a good idea to also pass
46 __GFP_RETRY_MAYFAIL and __GFP_NOWARN to make the allocator try a bit harder.
52 -------------------
66 --------
69 8-bit transfers and the upper four are for 16-bit transfers.
[all …]
Dpacking.rst6 -----------------
10 One can memory-map a pointer to a carefully crafted struct over the hardware
15 definitions from the hardware documentation into bit field indices for the
18 (sometimes even 64 bit ones). This creates the inconvenience of having to
23 were performed byte-by-byte. Also the code can easily get cluttered, and the
24 high-level idea might get lost among the many bit shifts required.
25 Many drivers take the bit-shifting approach and then attempt to reduce the
30 ------------
34 - Packing a CPU-usable number into a memory buffer (with hardware
36 - Unpacking a memory buffer (which has hardware constraints/quirks)
[all …]
/Documentation/devicetree/bindings/iio/adc/
Dmaxim,max1027.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Miquel Raynal <miquel.raynal@bootlin.com>
11 - Philippe Reynes <tremyfr@yahoo.fr>
19 # 10-bit 8 channels
20 - maxim,max1027
21 # 10-bit 12 channels
22 - maxim,max1029
23 # 10-bit 16 channels
[all …]
/Documentation/fb/
Darkfb.rst2 arkfb - fbdev driver for ARK Logic chips
12 - only BIOS initialized VGA devices supported
13 - probably not working on big endian
19 * 4 bpp pseudocolor modes (with 18bit palette, two variants)
20 * 8 bpp pseudocolor mode (with 18bit palette)
21 * 16 bpp truecolor modes (RGB 555 and RGB 565)
31 hardware). This limitation is not enforced by driver. Text mode supports 8bit
32 wide fonts only (hardware limitation) and 16bit tall fonts (driver
39 8bit wide fonts only (driver limitation).
55 * support for fontheight != 16 in text mode
[all …]
Dvt8623fb.rst2 vt8623fb - fbdev driver for graphics core in VIA VT8623 chipset
12 I tested vt8623fb on VIA EPIA ML-6000
18 * 4 bpp pseudocolor modes (with 18bit palette, two variants)
19 * 8 bpp pseudocolor mode (with 18bit palette)
20 * 16 bpp truecolor mode (RGB 565)
30 driver. Text mode supports 8bit wide fonts only (hardware limitation) and
31 16bit tall fonts (driver limitation).
36 8bit wide fonts only (driver limitation).
50 * support for fontheight != 16 in text mode
54 * acceleration support (8514-like 2D, busmaster transfers)
[all …]
/Documentation/devicetree/bindings/pwm/
Dmicrochip,corepwm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Conor Dooley <conor.dooley@microchip.com>
14 corePWM is an 16 channel pulse width modulator FPGA IP
16 https://www.microsemi.com/existing-parts/parts/152118
19 - $ref: pwm.yaml#
24 - const: microchip,corepwm-rtl-v4
32 "#pwm-cells":
37 microchip,sync-update-mask:
[all …]

12345678910>>...24