Home
last modified time | relevance | path

Searched +full:1 +full:b000000 (Results 1 – 5 of 5) sorted by relevance

/Documentation/devicetree/bindings/clock/
Dmediatek,ethsys.yaml33 maxItems: 1
36 const: 1
39 const: 1
50 clock-controller@1b000000 {
53 #clock-cells = <1>;
54 #reset-cells = <1>;
Dmediatek,mt8192-clock.yaml41 maxItems: 1
44 const: 1
57 #clock-cells = <1>;
64 #clock-cells = <1>;
71 #clock-cells = <1>;
78 #clock-cells = <1>;
85 #clock-cells = <1>;
92 #clock-cells = <1>;
99 #clock-cells = <1>;
106 #clock-cells = <1>;
[all …]
Dmediatek,mt8195-clock.yaml53 maxItems: 1
56 const: 1
69 #clock-cells = <1>;
76 #clock-cells = <1>;
83 #clock-cells = <1>;
90 #clock-cells = <1>;
97 #clock-cells = <1>;
104 #clock-cells = <1>;
111 #clock-cells = <1>;
118 #clock-cells = <1>;
[all …]
/Documentation/devicetree/bindings/display/
Darm,hdlcd.yaml24 maxItems: 1
27 maxItems: 1
33 maxItems: 1
37 maxItems: 1
43 maxItems: 1
62 hdlcd@2b000000 {
77 #address-cells = <1>;
/Documentation/devicetree/bindings/remoteproc/
Dti,pru-rproc.yaml21 containing the revised ICSSG v1.1 (eg: J721E, AM65x SR2.0) have an extra two
70 maxItems: 1
121 #address-cells = <1>;
122 #size-cells = <1>;
128 #address-cells = <1>;
129 #size-cells = <1>;
163 icssg0: icssg@b000000 {
167 #address-cells = <1>;
168 #size-cells = <1>;