Searched +full:3 +full:base +full:- +full:x (Results 1 – 25 of 159) sorted by relevance
1234567
| /Documentation/process/ |
| D | applying-patches.rst | 15 a patch to the kernel or, more specifically, what base kernel a patch for 31 To correctly apply a patch you need to know what base it was generated from 54 in the patch file when applying it (the ``-p1`` argument to ``patch`` does 57 To revert a previously applied patch, use the -R argument to patch. 60 patch -p1 < ../patch-x.y.z 64 patch -R -p1 < ../patch-x.y.z 76 patch -p1 < path/to/patch-x.y.z 82 Patch can also get the name of the file to use via the -i argument, like 85 patch -p1 -i path/to/patch-x.y.z 91 xzcat path/to/patch-x.y.z.xz | patch -p1 [all …]
|
| /Documentation/arch/x86/ |
| D | mtrr.rst | 1 .. SPDX-License-Identifier: GPL-2.0 7 :Authors: - Richard Gooch <rgooch@atnf.csiro.au> - 3 Jun 1999 8 - Luis R. Rodriguez <mcgrof@do-not-panic.com> - April 9, 2015 17 non-PAT systems while a no-op but equally effective on PAT enabled systems. 37 a video (VGA) card on a PCI or AGP bus. Enabling write-combining 46 The AMD K6-2 (stepping 8 and above) and K6-3 processors have two 50 The Centaur C6 (WinChip) has 8 MCRs, allowing write-combining. These 56 to manipulate your MTRRs. Typically the X server should use 64 ioctl() interface is meant for C programs (i.e. the X server). The 73 reg00: base=0x00000000 ( 0MB), size= 128MB: write-back, count=1 [all …]
|
| /Documentation/admin-guide/pm/ |
| D | intel-speed-select.rst | 1 .. SPDX-License-Identifier: GPL-2.0 14 - https://www.intel.com/content/www/us/en/architecture-and-technology/speed-select-technology-artic… 15 - https://builders.intel.com/docs/networkbuilders/intel-speed-select-technology-base-frequency-enha… 19 dynamically without pre-configuring via BIOS setup options. This dynamic 29 intel-speed-select configuration tool 32 Most Linux distribution packages may include the "intel-speed-select" tool. If not, 38 # cd tools/power/x86/intel-speed-select/ 43 ------------ 47 # intel-speed-select --help 49 The top-level help describes arguments and features. Notice that there is a [all …]
|
| /Documentation/devicetree/bindings/display/bridge/ |
| D | ti,sn65dsi83.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Marek Vasut <marex@denx.de> 13 Texas Instruments SN65DSI83 1x Single-link MIPI DSI 14 to 1x Single-link LVDS 16 Texas Instruments SN65DSI84 1x Single-link MIPI DSI 17 to 1x Dual-link or 2x Single-link LVDS 23 - ti,sn65dsi83 24 - ti,sn65dsi84 [all …]
|
| /Documentation/devicetree/bindings/interrupt-controller/ |
| D | arm,gic.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/interrupt-controller/arm,gic.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Marc Zyngier <marc.zyngier@arm.com> 22 - $ref: /schemas/interrupt-controller.yaml# 27 - items: 28 - enum: 29 - arm,arm11mp-gic 30 - arm,cortex-a15-gic [all …]
|
| /Documentation/devicetree/bindings/net/ |
| D | qcom,qca807x.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Christian Marangi <ansuelsmth@gmail.com> 11 - Robert Marko <robert.marko@sartura.hr> 15 IEEE 802.3 clause 22 compliant 10BASE-Te, 100BASE-TX and 16 1000BASE-T PHY-s. 21 Both models have a combo port that supports 1000BASE-X and 22 100BASE-FX fiber. 25 output only pins that natively drive LED-s for up to 2 attached [all …]
|
| D | microchip,lan966x-switch.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/net/microchip,lan966x-switch.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Horatiu Vultur <horatiu.vultur@microchip.com> 13 The lan966x switch is a multi-port Gigabit AVB/TSN Ethernet Switch with 14 two integrated 10/100/1000Base-T PHYs. In addition to the integrated PHYs, 15 it supports up to 2RGMII/RMII, up to 3BASE-X/SERDES/2.5GBASE-X and up to 16 2 Quad-SGMII/Quad-USGMII interfaces. 20 pattern: "^switch@[0-9a-f]+$" [all …]
|
| D | marvell,pp2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Marcin Wojtas <mw@semihalf.com> 11 - Russell King <linux@armlinux.org> 16 Marvell CN913X Ethernet Controller (PPv2.3) 21 - marvell,armada-375-pp2 22 - marvell,armada-7k-pp22 25 minItems: 3 28 "#address-cells": [all …]
|
| D | mediatek,net.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Lorenzo Bianconi <lorenzo@kernel.org> 11 - Felix Fietkau <nbd@nbd.name> 20 - mediatek,mt2701-eth 21 - mediatek,mt7623-eth 22 - mediatek,mt7621-eth 23 - mediatek,mt7622-eth 24 - mediatek,mt7629-eth [all …]
|
| /Documentation/networking/dsa/ |
| D | sja1105.rst | 8 The NXP SJA1105 is a family of 10 SPI-managed automotive switches: 10 - SJA1105E: First generation, no TTEthernet 11 - SJA1105T: First generation, TTEthernet 12 - SJA1105P: Second generation, no TTEthernet, no SGMII 13 - SJA1105Q: Second generation, TTEthernet, no SGMII 14 - SJA1105R: Second generation, no TTEthernet, SGMII 15 - SJA1105S: Second generation, TTEthernet, SGMII 16 - SJA1110A: Third generation, TTEthernet, SGMII, integrated 100base-T1 and 17 100base-TX PHYs 18 - SJA1110B: Third generation, TTEthernet, SGMII, 100base-T1, 100base-TX [all …]
|
| /Documentation/fb/ |
| D | pxafb.rst | 10 modprobe pxafb options=vmem:2M,mode:640x480-8,passive 14 video=pxafb:vmem:2M,mode:640x480-8,passive 21 mode:XRESxYRES[-BPP] 87 PXA27x and later processors support overlay1 and overlay2 on-top of the 88 base framebuffer (although under-neath the base is also possible). They 89 support palette and no-palette RGB formats, as well as YUV formats (only 96 1. overlay can start at a 32-bit word aligned position within the base 97 framebuffer, which means they have a start (x, y). This information 98 is encoded into var->nonstd (no, var->xoffset and var->yoffset are 104 var->xres_virtual * var->yres_virtual * bpp [all …]
|
| /Documentation/scsi/ |
| D | g_NCR5380.rst | 1 .. SPDX-License-Identifier: GPL-2.0 25 The NCR53c400 does not support DMA but it does have Pseudo-DMA which is 29 /proc/scsi/g_NCR5380/x where x is the scsi card number as detected at boot 38 base=xx[,...] the port or base address(es) (for port or memory mapped, resp.) 45 3 Domex Technology Corp 3181E (DTC3181E) 50 These old-style parameters can support only one card: 54 ncr_addr=xx the port or base address (for port or memory 65 modprobe g_NCR5380 irq=5 base=0x350 card=1 73 modprobe g_NCR5380 base=0x350 card=0 81 modprobe g_NCR5380 irq=255 base=0xc8000 card=1 [all …]
|
| /Documentation/devicetree/bindings/net/dsa/ |
| D | mscc,ocelot.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Vladimir Oltean <vladimir.oltean@nxp.com> 11 - Claudiu Manoil <claudiu.manoil@nxp.com> 12 - Alexandre Belloni <alexandre.belloni@bootlin.com> 13 - UNGLinuxDriver@microchip.com 16 There are multiple switches which are either part of the Ocelot-1 family, or 22 Frame DMA or register-based I/O. 26 This is found in the NXP T1040, where it is a memory-mapped platform [all …]
|
| D | mediatek,mt7530.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Arınç ÜNAL <arinc.unal@arinc9.com> 11 - Landen Chao <Landen.Chao@mediatek.com> 12 - DENG Qingfang <dqfext@gmail.com> 13 - Sean Wang <sean.wang@mediatek.com> 14 - Daniel Golle <daniel@makrotopia.org> 17 There are three versions of MT7530, standalone, in a multi-chip module and 18 built-into a SoC. [all …]
|
| D | marvell,mv88e6xxx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Andrew Lunn <andrew@lunn.ch> 15 just indicate the base address of the switch, then operating systems 22 - enum: 23 - marvell,mv88e6085 24 - marvell,mv88e6190 25 - marvell,mv88e6250 27 marvell,mv88e6085: This switch uses base address 0x10. [all …]
|
| /Documentation/devicetree/bindings/input/touchscreen/ |
| D | brcm,iproc-touchscreen.txt | 4 - compatible: must be "brcm,iproc-touchscreen" 5 - ts_syscon: handler of syscon node defining physical base 9 - clocks: The clock provided by the SOC to driver the tsc 10 - clock-names: name for the clock 11 - interrupts: The touchscreen controller's interrupt 12 - address-cells: Specify the number of u32 entries needed in child nodes. 14 - size-cells: Specify number of u32 entries needed to specify child nodes size 18 - scanning_period: Time between scans. Each step is 1024 us. Valid 1-256. 19 - debounce_timeout: Each step is 512 us. Valid 0-255 20 - settling_timeout: The settling duration (in ms) is the amount of time [all …]
|
| /Documentation/devicetree/bindings/input/ |
| D | azoteq,iqs7222.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jeff LaBundy <jeff@labundy.com> 21 - azoteq,iqs7222a 22 - azoteq,iqs7222b 23 - azoteq,iqs7222c 24 - azoteq,iqs7222d 29 irq-gpios: 32 Specifies the GPIO connected to the device's active-low RDY output. [all …]
|
| D | iqs626a.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jeff LaBundy <jeff@labundy.com> 13 The Azoteq IQS626A is a 14-channel capacitive touch controller that features 14 additional Hall-effect and inductive sensing capabilities. 19 - $ref: touchscreen/touchscreen.yaml# 31 "#address-cells": 34 "#size-cells": 37 azoteq,suspend-mode: [all …]
|
| /Documentation/usb/ |
| D | iuu_phoenix.rst | 10 bring a ttyUSB[0-x] interface. This driver must be 34 modprobe iuu_phoenix clockmode=3 39 1=3Mhz579,2=3Mhz680,3=6Mhz (int) 44 0=none, 1=CD, 2=!CD, 3=DSR, 4=!DSR, 5=CTS, 6=!CTS, 7=RING, 8=!RING (int) 50 - clockmode will provide 3 different base settings commonly adopted by 53 1. 3Mhz579 54 2. 3Mhz680 55 3. 6Mhz 57 - boost provide a way to overclock the reader ( my favorite :-) ) 58 For example to have best performance than a simple clockmode=3, try this:: [all …]
|
| /Documentation/networking/device_drivers/ethernet/smsc/ |
| D | smc9.rst | 1 .. SPDX-License-Identifier: GPL-2.0 9 3/5/96 27 3. To compile as a module, run 'make'. 34 io=xxxx : your base address 36 ifport=x : 0 for whatever is default 43 ftp://fenris.campus.vt.edu/smc9/smc9-12.tar.gz 44 ftp://sfbox.vt.edu/filebox/F/fenris/smc9/smc9-12.tar.gz
|
| /Documentation/devicetree/bindings/pci/ |
| D | layerscape-pcie-gen4.txt | 4 the common properties defined in mobiveil-pcie.txt. 7 - compatible: should contain the platform identifier such as: 8 "fsl,lx2160a-pcie" 9 - reg: base addresses and lengths of the PCIe controller register blocks. 12 - interrupts: A list of interrupt outputs of the controller. Must contain an 13 entry for each entry in the interrupt-names property. 14 - interrupt-names: It could include the following entries: 17 none MSI/MSI-X/INTx mode,but there is interrupt line for aer. 19 none MSI/MSI-X/INTx mode,but there is interrupt line for pme. 20 - dma-coherent: Indicates that the hardware IP block can ensure the coherency [all …]
|
| /Documentation/networking/device_drivers/ethernet/intel/ |
| D | e100.rst | 1 .. SPDX-License-Identifier: GPL-2.0+ 4 Linux Base Driver for the Intel(R) PRO/100 Family of Adapters 12 - In This Release 13 - Identifying Your Adapter 14 - Building and Installation 15 - Driver Configuration Parameters 16 - Additional Configurations 17 - Known Issues 18 - Support 24 This file describes the Linux Base Driver for the Intel(R) PRO/100 Family of [all …]
|
| /Documentation/sound/cards/ |
| D | multisound.sh | 4 # -- Andrew Veliath <andrewtv@usa.net> 7 # Corresponding msnd driver: 0.8.3 15 # -=-=- Getting Firmware -=-=- 26 # Currently, full-duplex digital audio (/dev/dsp only, /dev/audio is 37 # snd-msnd-lib - MultiSound base (requires snd) 39 # snd-msnd-classic - Base audio/mixer support for Classic, Monetery and 42 # snd-msnd-pinnacle - Base audio/mixer support for Pinnacle and Fiji cards 45 # Important Notes - Read Before Using 69 # These cards are configured through the driver snd-msnd-classic. You must 81 # can be used to configure the card in non-PnP mode, and in PnP mode [all …]
|
| /Documentation/devicetree/bindings/sound/ |
| D | amlogic,axg-sound-card.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/sound/amlogic,axg-sound-card.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jerome Brunet <jbrunet@baylibre.com> 13 - $ref: sound-card-common.yaml# 17 const: amlogic,axg-sound-card 19 audio-aux-devs: 20 $ref: /schemas/types.yaml#/definitions/phandle-array 23 audio-widgets: [all …]
|
| /Documentation/devicetree/bindings/media/i2c/ |
| D | st,st-vgxy61.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/i2c/st,st-vgxy61.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Benjamin Mugnier <benjamin.mugnier@foss.st.com> 12 - Sylvain Petinot <sylvain.petinot@foss.st.com> 14 description: |- 15 STMicroelectronics VGxy61 family has a CSI-2 output port. CSI-2 output is a 19 - VG5661 and VG6661 are 1.6 Mpx (1464 x 1104) monochrome and color sensors. 21 - VG5761 and VG6761 are 2.3 Mpx (1944 x 1204) monochrome and color sensors. [all …]
|
1234567