Home
last modified time | relevance | path

Searched +full:4 +full:c000000 (Results 1 – 9 of 9) sorted by relevance

/Documentation/devicetree/bindings/memory-controllers/ti/
Demif.txt61 emif1: emif@4c000000 {
62 compatible = "ti,emif-4d";
73 emif: emif@4c000000 {
80 emif1: emif@4c000000 {
/Documentation/devicetree/bindings/hwlock/
Dst,stm32-hwspinlock.yaml41 hwspinlock@4c000000 {
/Documentation/devicetree/bindings/mips/cavium/
Dsata-uctl.txt28 uctl@118006c000000 {
40 interrupts = <2 4>; /* Bit: 2, level */
/Documentation/devicetree/bindings/usb/
Dpxa-usb.txt24 usb0: ohci@4c000000 {
/Documentation/devicetree/bindings/soc/ti/
Dk3-ringacc.yaml37 minItems: 4
46 minItems: 4
82 ringacc: ringacc@3c000000 {
/Documentation/devicetree/bindings/media/
Damphion,vpu.yaml114 vpu: vpu@2c000000 {
125 interrupts = <0 472 4>;
133 interrupts = <0 473 4>;
141 interrupts = <0 474 4>;
/Documentation/devicetree/bindings/interrupt-controller/
Dsifive,plic-1.0.0.yaml18 in an 4 core system with 2-way SMT, you have 8 harts and probably at least two
163 plic: interrupt-controller@c000000 {
/Documentation/devicetree/bindings/sram/
Dsram.yaml108 enum: [1, 2, 4, 8]
163 sram@5c000000 {
/Documentation/devicetree/bindings/net/wireless/
Dqcom,ath11k.yaml268 wifi0: wifi@c000000 {
409 wlan_ce_mem: memory@4cd000 {