Home
last modified time | relevance | path

Searched full:amd (Results 1 – 25 of 215) sorted by relevance

123456789

/Documentation/hwmon/
Dk10temp.rst6 * AMD Family 10h processors:
16 * AMD Family 11h processors:
20 * AMD Family 12h processors: "Llano" (E2/A4/A6/A8-Series)
22 * AMD Family 14h processors: "Brazos" (C/E/G/Z-Series)
24 * AMD Family 15h processors: "Bulldozer" (FX-Series), "Trinity", "Kaveri",
27 * AMD Family 16h processors: "Kabini", "Mullins"
29 * AMD Family 17h processors: "Zen", "Zen 2"
31 * AMD Family 18h processors: "Hygon Dhyana"
33 * AMD Family 19h processors: "Zen 3"
41 BIOS and Kernel Developer's Guide (BKDG) For AMD Family 10h Processors:
[all …]
Dsbtsi_temp.rst9 compliant AMD SoC temperature device.
15 To instantiate this driver on an AMD CPU with SB-TSI
25 https://www.amd.com/system/files/TechDocs/56255_OSRR.pdf
30 http://developer.amd.com/wordpress/media/2012/10/41918.pdf
39 AMD SoCs. It implements one temperature sensor with readings and limit
/Documentation/devicetree/bindings/net/
Damd-xgbe.txt1 * AMD 10GbE driver (amd-xgbe)
4 - compatible: Should be "amd,xgbe-seattle-v1a"
11 - interrupts: Should contain the amd-xgbe interrupt(s). The first interrupt
13 amd,per-channel-interrupt property is specified, then one additional
17 - DMA clock for the amd-xgbe device (used for calculating the
20 - PTP clock for the amd-xgbe device
28 - amd,per-channel-interrupt: Indicates that Rx and Tx complete will generate
31 - amd,speed-set: Speed capabilities of the device
43 - amd,serdes-blwc: Baseline wandering correction enablement
46 - amd,serdes-cdr-rate: CDR rate speed selection
[all …]
/Documentation/gpu/amdgpu/
Ddgpu-asic-info-table.csv2 AMD Radeon (TM) HD 8500M/ 8600M /M200 /M320 /M330 /M335 Series, HAINAN, --, 6, --, --
3 AMD Radeon HD 7800 /7900 /FireGL Series, TAHITI, DCE 6, 6, VCE 1 / UVD 3, --
4 AMD Radeon R7 (TM|HD) M265 /M370 /8500M /8600 /8700 /8700M, OLAND, DCE 6, 6, VCE 1 / UVD 3, --
5 AMD Radeon (TM) (HD|R7) 7800 /7970 /8800 /8970 /370/ Series, PITCAIRN, DCE 6, 6, VCE 1 / UVD 3, --
6 AMD Radeon (TM|R7|R9|HD) E8860 /M360 /7700 /7800 /8800 /9000(M) /W4100 Series, VERDE, DCE 6, 6, VCE…
7 AMD Radeon HD M280X /M380 /7700 /8950 /W5100, BONAIRE, DCE 8, 7, VCE 2 / UVD 4.2, 1
8 AMD Radeon (R9|TM) 200 /390 /W8100 /W9100 Series, HAWAII, DCE 8, 7, VCE 2 / UVD 4.2, 1
9 AMD Radeon (TM) R(5|7) M315 /M340 /M360, TOPAZ, *, 8, --, 2
10 AMD Radeon (TM) R9 200 /380 /W7100 /S7150 /M390 /M395 Series, TONGA, DCE 10, 8, VCE 3 / UVD 5, 3
11 AMD Radeon (FirePro) (TM) R9 Fury Series, FIJI, DCE 10, 8, VCE 3 / UVD 6, 3
[all …]
Ddriver-misc.rst14 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_fru_eeprom.c
20 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_fru_eeprom.c
26 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_fru_eeprom.c
32 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_fru_eeprom.c
38 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_fru_eeprom.c
44 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
50 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
78 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_vram_mgr.c
84 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_vram_mgr.c
90 .. kernel-doc:: drivers/gpu/drm/amd/amdgpu/amdgpu_vram_mgr.c
[all …]
Dthermal.rst8 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
19 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
25 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
31 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
37 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
43 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
49 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
55 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
61 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
64 .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
[all …]
/Documentation/tee/
Damd-tee.rst4 AMD-TEE (AMD's Trusted Execution Environment)
7 The AMD-TEE driver handles the communication with AMD's TEE environment. The
8 TEE environment is provided by AMD Secure Processor.
10 The AMD Secure Processor (formerly called Platform Security Processor or PSP)
16 The following picture shows a high level overview of AMD-TEE::
21 User space (Kernel space) | AMD Secure Processor (PSP)
36 | TEE | | TEE | AMD-TEE | | AMD-TEE |
44 At the lowest level (in x86), the AMD Secure Processor (ASP) driver uses the
47 the secure processor and return results to AMD-TEE driver. The interface
48 between AMD-TEE driver and AMD Secure Processor driver can be found in [1].
[all …]
/Documentation/ABI/testing/
Dsysfs-driver-ccp4 Contact: mario.limonciello@amd.com
14 Contact: mario.limonciello@amd.com
17 whether the AMD CPU or APU has been unlocked for debugging.
25 Contact: mario.limonciello@amd.com
28 the status of transparent secure memory encryption on AMD systems.
36 Contact: mario.limonciello@amd.com
47 Contact: mario.limonciello@amd.com
58 Contact: mario.limonciello@amd.com
70 Contact: mario.limonciello@amd.com
81 Contact: mario.limonciello@amd.com
[all …]
Dsysfs-bus-cdx3 Contact: nipun.gupta@amd.com
16 Contact: nipun.gupta@amd.com
24 Contact: nipun.gupta@amd.com
33 Contact: puneet.gupta@amd.com
41 Contact: puneet.gupta@amd.com
49 Contact: puneet.gupta@amd.com
56 Contact: puneet.gupta@amd.com
63 Contact: abhijit.gangurde@amd.com
76 Contact: nipun.gupta@amd.com
89 Contact: tarak.reddy@amd.com
[all …]
Dsysfs-class-iommu-amd-iommu1 What: /sys/class/iommu/<iommu>/amd-iommu/cap
6 IOMMU capability header as documented in the AMD IOMMU
9 What: /sys/class/iommu/<iommu>/amd-iommu/features
Dsysfs-amd-pmc3 Contact: Mario Limonciello <mario.limonciello@amd.com>
5 System Management Unit (SMU) contained in AMD CPUs and
10 Contact: Mario Limonciello <mario.limonciello@amd.com>
/Documentation/gpu/amdgpu/display/
Ddcn-blocks.rst11 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/dchubbub.h
17 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/hubp.h
23 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/dpp.h
26 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/dpp.h
32 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/mpc.h
35 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/mpc.h
42 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/opp.h
45 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/inc/hw/opp.h
51 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/link/hwss/link_hwss_dio.c
54 .. kernel-doc:: drivers/gpu/drm/amd/display/dc/link/hwss/link_hwss_dio.c
Ddisplay-manager.rst8 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
11 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h
17 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
20 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
26 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c
29 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.c
32 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
38 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
41 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
47 .. kernel-doc:: drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c
[all …]
/Documentation/i2c/busses/
Di2c-amd756.rst6 * AMD 756
7 * AMD 766
8 * AMD 768
9 * AMD 8111
11 Datasheets: Publicly available on AMD website
24 This driver supports the AMD 756, 766, 768 and 8111 Peripheral Bus
Di2c-amd8111.rst6 * AMD-8111 SMBus 2.0 PCI interface
9 AMD datasheet not yet available, but almost everything can be found
20 00:07.2 SMBus: Advanced Micro Devices [AMD] AMD-8111 SMBus 2.0 (rev 02)
21 Subsystem: Advanced Micro Devices [AMD] AMD-8111 SMBus 2.0
Di2c-amd-mp2.rst2 Kernel driver i2c-amd-mp2
6 * AMD MP2 PCIe interface
11 - Shyam Sundar S K <Shyam-sundar.S-k@amd.com>
12 - Nehal Shah <nehal-bakulchandra.shah@amd.com>
23 03:00.7 MP2 I2C controller: Advanced Micro Devices, Inc. [AMD] Device 15e6
/Documentation/devicetree/bindings/hwmon/
Damd,sbrmi.yaml4 $id: http://devicetree.org/schemas/hwmon/amd,sbrmi.yaml#
9 AMD SoC power device.
12 - Akshay Gupta <Akshay.Gupta@amd.com>
16 interface that reports AMD SoC's Power (normalized Power) using,
24 - amd,sbrmi
34 https://www.amd.com/en/support/tech-docs?keyword=55898
49 compatible = "amd,sbrmi";
Damd,sbtsi.yaml4 $id: http://devicetree.org/schemas/hwmon/amd,sbtsi.yaml#
9 AMD SoC temperature device
13 - Supreeth Venkatesh <supreeth.venkatesh@amd.com>
17 interface that reports AMD SoC's Ttcl (normalized temperature),
25 - amd,sbtsi
35 https://www.amd.com/system/files/TechDocs/56255_OSRR.pdf
50 compatible = "amd,sbtsi";
/Documentation/devicetree/bindings/arm/
Damd,pensando.yaml4 $id: http://devicetree.org/schemas/arm/amd,pensando.yaml#
7 title: AMD Pensando SoC Platforms
10 - Brad Larson <blarson@amd.com>
21 - amd,pensando-elba-ortano
22 - const: amd,pensando-elba
/Documentation/devicetree/bindings/w1/
Damd,axi-1wire-host.yaml4 $id: http://devicetree.org/schemas/w1/amd,axi-1wire-host.yaml#
7 title: AMD AXI 1-wire bus host for programmable logic
10 - Kris Chaplin <kris.chaplin@amd.com>
14 const: amd,axi-1wire-host
38 compatible = "amd,axi-1wire-host";
/Documentation/hid/
Damd-sfh-hid.rst4 AMD Sensor Fusion Hub
6 AMD Sensor Fusion Hub (SFH) is part of an SOC starting from Ryzen-based platforms.
7 The solution is working well on several OEM products. AMD SFH uses HID over PCIe bus.
26 | AMD HID Transport |
30 | AMD HID Client |
35 | AMD MP2 PCIe Driver |
45 AMD HID Transport Layer
47 AMD SFH transport is also implemented as a bus. Each client application executing in the AMD MP2 is
49 sensor data. The layer, which binds each device (AMD SFH HID driver) identifies the device type and
52 used by HID core to communicate with the device. AMD HID Transport layer implements the synchronous…
[all …]
/Documentation/admin-guide/pm/
Damd-pstate.rst5 ``amd-pstate`` CPU Performance Scaling Driver
10 :Author: Huang Rui <ray.huang@amd.com>
16 ``amd-pstate`` is the AMD CPU performance scaling driver that introduces a
17 new CPU frequency control mechanism on modern AMD APU and CPU series in
20 than legacy ACPI hardware P-States. Current AMD CPU/APU platforms are using
26 ``amd-pstate`` leverages the Linux kernel governors such as ``schedutil``,
30 Volume 2: System Programming [1]_). Currently, ``amd-pstate`` supports basic
32 Zen2 and Zen3 processors, and we will implement more AMD specific functions
36 AMD CPPC Overview
43 hints as a relative target to the infrastructure limits. AMD processors
[all …]
/Documentation/arch/x86/
Diommu.rst8 - AMD: https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/specifications/48882_3_…
24 - IVRS - AMD I/O Virtualization Reporting Structure
25 - IVDB - AMD I/O Virtualization Definition Block
26 - IVHD - AMD I/O Virtualization Hardware Definition
38 What is AMD IVRS?
78 AMD Specific Notes
135 AMD Boot Messages
145 AMD Fault reporting
150 AMD-Vi: Event logged [IO_PAGE_FAULT domain=0x0007 address=0xffffc02000 flags=0x0000]
151 AMD-Vi: Event logged [IO_PAGE_FAULT device=07:00.0 domain=0x0007 address=0xffffc02000 flags=0x0000]
Damd_hsmp.rst4 AMD HSMP interface
7 Newer Fam19h EPYC server line of processors from AMD support system
16 Eg: https://www.amd.com/content/dam/amd/en/documents/epyc-technical-docs/programmer-references/5589…
50 AMD MI300A MCM provides GET_METRICS_TABLE message to retrieve
101 eg: https://www.amd.com/content/dam/amd/en/documents/epyc-technical-docs/programmer-references/5589…
104 which is provided by the E-SMS project https://www.amd.com/en/developer/e-sms.html.
105 See: https://github.com/amd/esmi_ib_library
/Documentation/devicetree/bindings/crypto/
Damd-ccp.txt1 * AMD Cryptographic Coprocessor driver (ccp)
4 - compatible: Should be "amd,ccp-seattle-v1a"
13 compatible = "amd,ccp-seattle-v1a";

123456789