Home
last modified time | relevance | path

Searched full:atr (Results 1 – 8 of 8) sorted by relevance

/Documentation/i2c/
Di2c-address-translators.rst13 An I2C Address Translator (ATR) is a device with an I2C slave parent
21 An ATR looks similar to an i2c-mux except:
26 The ATR functionality can be provided by a chip with many other features.
27 The kernel i2c-atr provides a helper to implement an ATR within a driver.
29 The ATR creates a new I2C "child" adapter on each child bus. Adding
33 ATR maintains a table of currently assigned alias and uses it to modify
43 | CPU |--A--| ATR |
51 each other. The ATR receives the transactions initiated on bus A and
69 - ATR driver finds slave X is on bus B and has alias 0x20, rewrites
72 - ATR chip detects transaction on address 0x20, finds it in table,
[all …]
/Documentation/usb/
Dacm.rst80 C:* #Ifs= 1 Cfg#= 1 Atr=40 MxPwr= 0mA
82 E: Ad=81(I) Atr=03(Int.) MxPS= 8 Ivl=255ms
89 C: #Ifs= 1 Cfg#= 1 Atr=60 MxPwr= 0mA
91 E: Ad=85(I) Atr=02(Bulk) MxPS= 64 Ivl= 0ms
92 E: Ad=04(O) Atr=02(Bulk) MxPS= 64 Ivl= 0ms
93 E: Ad=81(I) Atr=03(Int.) MxPS= 16 Ivl=128ms
94 C:* #Ifs= 2 Cfg#= 2 Atr=60 MxPwr= 0mA
96 E: Ad=81(I) Atr=03(Int.) MxPS= 16 Ivl=128ms
98 E: Ad=85(I) Atr=02(Bulk) MxPS= 64 Ivl= 0ms
99 E: Ad=04(O) Atr=02(Bulk) MxPS= 64 Ivl= 0ms
Dgadget_serial.rst205 C:* #Ifs= 2 Cfg#= 2 Atr=c0 MxPwr= 2mA
207 E: Ad=83(I) Atr=03(Int.) MxPS= 8 Ivl=32ms
209 E: Ad=81(I) Atr=02(Bulk) MxPS= 512 Ivl=0ms
210 E: Ad=02(O) Atr=02(Bulk) MxPS= 512 Ivl=0ms
237 C:* #Ifs= 1 Cfg#= 1 Atr=c0 MxPwr= 2mA
239 E: Ad=81(I) Atr=02(Bulk) MxPS= 512 Ivl=0ms
240 E: Ad=02(O) Atr=02(Bulk) MxPS= 512 Ivl=0ms
/Documentation/devicetree/bindings/i2c/
Di2c-atr.yaml4 $id: http://devicetree.org/schemas/i2c/i2c-atr.yaml#
13 An I2C Address Translator (ATR) is a device with an I2C slave parent
/Documentation/input/devices/
Dxpad.rst143 C:* #Ifs= 1 Cfg#= 1 Atr=80 MxPwr=100mA
145 E: Ad=81(I) Atr=03(Int.) MxPS= 32 Ivl= 10ms
146 E: Ad=02(O) Atr=03(Int.) MxPS= 32 Ivl= 10ms
155 C:* #Ifs= 1 Cfg#= 1 Atr=80 MxPwr=100mA
157 E: Ad=82(I) Atr=03(Int.) MxPS= 32 Ivl=4ms
158 E: Ad=02(O) Atr=03(Int.) MxPS= 32 Ivl=4ms
/Documentation/networking/device_drivers/ethernet/intel/
Di40e.rst167 Application Targeted Routing (ATR) Perfect Filters
169 ATR is enabled by default when the kernel is in multiple transmit queue mode.
170 An ATR Intel Ethernet Flow Director filter rule is added when a TCP-IP flow
172 Director rule is added from ethtool (Sideband filter), ATR is turned off by the
173 driver. To re-enable ATR, the sideband can be disabled with the ethtool -K
178 If sideband is re-enabled after ATR is re-enabled, ATR remains enabled until a
179 TCP-IP flow is added. When all TCP-IP sideband rules are deleted, ATR is
182 Packets that match the ATR rules are counted in fdir_atr_match stats in
183 ethtool, which also can be used to verify whether ATR rules still exist.
/Documentation/driver-api/usb/
Dusb.rst870 C:* #Ifs=dd Cfg#=dd Atr=xx MPwr=dddmA
921 E: Ad=xx(s) Atr=xx(ssss) MxPS=dddd Ivl=dddss
980 C:* #Ifs= 1 Cfg#= 1 Atr=40 MxPwr= 0mA
982 E: Ad=81(I) Atr=03(Int.) MxPS= 8 Ivl=255ms
987 C:* #Ifs= 1 Cfg#= 1 Atr=e0 MxPwr=100mA
989 E: Ad=81(I) Atr=03(Int.) MxPS= 1 Ivl=255ms
994 C:* #Ifs= 1 Cfg#= 1 Atr=80 MxPwr=100mA
996 E: Ad=81(I) Atr=03(Int.) MxPS= 3 Ivl= 10ms
1003 C:* #Ifs= 1 Cfg#= 1 Atr=a0 MxPwr=100mA
1005 E: Ad=81(I) Atr=02(Bulk) MxPS= 64 Ivl= 16ms
[all …]
/Documentation/devicetree/bindings/media/i2c/
Dti,ds90ub960.yaml17 - $ref: /schemas/i2c/i2c-atr.yaml#