Home
last modified time | relevance | path

Searched full:can1 (Results 1 – 15 of 15) sorted by relevance

/Documentation/devicetree/bindings/net/can/
Dst,stm32-bxcan.yaml69 SRAM memory shared by the two bxCAN cells (CAN1 primary and CAN2
87 can1: can@40006400 {
92 resets = <&rcc STM32F4_APB1_RESET(CAN1)>;
93 clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN1)>;
Drenesas,rcar-canfd.yaml126 - description: CAN1 error interrupt
127 - description: CAN1 transmit interrupt
128 - description: CAN1 transmit/receive FIFO receive completion interrupt
Dallwinner,sun4i-a10-can.yaml72 can1: can@1c2bc00 {
/Documentation/devicetree/bindings/reset/
Dzynq-reset.txt46 257: can1 reset
48 259: can1 ref reset
/Documentation/devicetree/bindings/pinctrl/
Dloongson,ls2k-pinctrl.yaml42 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
47 enum: [gpio, sdio, can1, can0, pwm3, pwm2, pwm1, pwm0, i2c1, i2c0,
Dpinctrl_spear.txt140 "can0", "can1", "pwm0_1", "pwm2", "pwm3", "ssp1", "ssp2", "mii2",
149 "i2c_4_5", "i2c_6_7", "can0", "can1", "pci", "sata", "ssp1", "gpt64"
Dbrcm,cygnus-pinmux.txt120 "can1": "can1_grp"
Dnvidia,tegra234-pinmux-common.yaml17 enum: [ gp, uartc, i2c8, spi2, i2c2, can1, can0, rsvd0, eth0, eth2,
Dxlnx,pinctrl-zynq.yaml116 can1, uart0, uart1, i2c0, i2c1, ttc0, ttc1, swdt0, gpio0,
Dnvidia,tegra194-pinmux.yaml33 enum: [ aud, can0, can1, ccla, dca, dcb, dgpu, directdc, directdc1,
Dxlnx,zynqmp-pinctrl.yaml235 sdio1_cd, nand0, nand0_ce, nand0_rb, nand0_dqs, can0, can1, uart0, uart1,
/Documentation/devicetree/bindings/clock/
Dzynq-7000.txt61 20: can1
99 "fclk0", "fclk1", "fclk2", "fclk3", "can0", "can1",
Dimx28-clock.yaml78 can1 59
/Documentation/devicetree/bindings/soc/mobileye/
Dmobileye,eyeq5-olb.yaml67 timer0, timer1, timer2, timer5, uart0, uart1, can0, can1, spi0,
154 const: can1
/Documentation/admin-guide/
Ddevices.txt1565 1 = /dev/can1 Second CAN-Bus controller