Home
last modified time | relevance | path

Searched full:d0 (Results 1 – 25 of 76) sorted by relevance

1234

/Documentation/driver-api/media/drivers/
Dpxa_camera.rst121 For the next schema, let's assume d0=desc-sg[0] .. dN=desc-sg[N],
129 | d0 | .. | dN | l | | d0 | .. | dN | f |
140 | d0 | .. | dN | l | | d0 | .. | dN | l | | d0 | .. | dN | f |
161 | d0 | .. | dN | l | | d0 | .. | dN | f |
176 | d0 | .. | dN | l | | d0 | .. | dN | l | | d0 | .. | dN | f |
/Documentation/firmware-guide/acpi/
Dnon-d0-probe.rst20 bus driver normally sets the device in D0 state for probe.
33 the device will not be powered on (put in D0 state) for probe.
44 0 D0 Device fully powered on
Dindex.rst28 non-d0-probe
/Documentation/devicetree/bindings/spi/
Domap-spi.yaml54 ti,pindir-d0-out-d1-in:
56 Select the D0 pin as output and D1 as input. The default is D0
/Documentation/devicetree/bindings/display/panel/
Dpanel-mipi-dbi-spi.yaml43 |<0><D7><D6><D5><D4><D3><D2><D1><D0>|<D/CX><D7><D6><D5><D4><D3><D2><D1><D0>|
47 |<X><X><X><X><X><X><X><D/CX><D7><D6><D5><D4><D3><D2><D1><D0>|
51 |<D7><D6><D5><D4><D3><D2><D1><D0>|
/Documentation/devicetree/bindings/display/ti/
Dti,dra7-dss.txt73 - lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,
Dti,omap5-dss.txt99 - lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,
Dti,omap4-dss.txt118 - lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,
/Documentation/driver-api/dmaengine/
Dpxa_dma.rst77 | d0 | .. | dN | l | | d0 | .. | dN | f |
88 | d0 | .. | dN | l | | d0 | .. | dN | l | | d0 | .. | dN | f |
/Documentation/ABI/testing/
Dsysfs-devices-power_resources_D011 the given device node to be in ACPI power state D0. The names
Dsysfs-devices-power_state11 "D0", "D1", "D2", "D3hot", and "D3cold", reflect the power state
Dsysfs-devices-real_power_state13 resources. Its possible values, "D0", "D1", "D2", "D3hot", and
/Documentation/devicetree/bindings/net/
Dqca,qca7000.txt54 local-mac-address = [ A0 B0 C0 D0 E0 F0 ];
84 local-mac-address = [ A0 B0 C0 D0 E0 F0 ];
/Documentation/devicetree/bindings/nvmem/
Dingenic,jz4780-efuse.yaml38 efuse@134100d0 {
/Documentation/devicetree/bindings/watchdog/
Damlogic,meson-gxbb-wdt.yaml46 watchdog@98d0 {
/Documentation/devicetree/bindings/devfreq/event/
Dsamsung,exynos-ppmu.yaml126 ppmu_event0_d0_general: ppmu-event0-d0-general {
127 event-name = "ppmu-event0-d0-general";
/Documentation/devicetree/bindings/clock/st/
Dst,quadfs.txt15 "st,quadfs-d0"
/Documentation/power/
Dpci.rst85 The PCI PM Spec defines 4 operating states for devices (D0-D3) and for buses
88 the device or bus to return to the full-power state (D0 or B0, respectively).
101 Note that every PCI device can be in the full-power state (D0) or in D3cold,
104 as well as D0. The support for the D1 and D2 power states is optional.
111 programmatically put into D0. Thus the kernel can switch the device back and
112 forth between D0 and the supported low-power states (except for D3cold) and the
118 | D0 | D1, D2, D3 |
124 | D1, D2, D3 | D0 |
127 The transition from D3cold to D0 occurs when the supply voltage is provided to
128 the device (i.e. power is restored). In that case the device returns to D0 with
[all …]
/Documentation/devicetree/bindings/regulator/
Dsprd,sc2731-regulator.yaml37 "^LDO_(CAM(A0|A1|D0|D1|IO|MOT)|CON|EMMCCORE|SD(CORE|IO)|SRAM|USB33|VLDO|WIFIPA)$":
/Documentation/devicetree/bindings/gpio/
Dgpio-latch.yaml19 OUT0 ----------------+--|-----------|D0 Q0|-----|<
32 | | | | | | | `--------------|D0 Q0|-----|<
/Documentation/devicetree/bindings/media/
Drenesas,drif.yaml20 | |-----SD0------->|D0 |
164 # | |-----SD0------->|D0 |
221 # | | |D0 (unused) |
/Documentation/devicetree/bindings/usb/
Dbrcm,usb-pinmap.yaml61 usb_pinmap: usb-pinmap@22000d0 {
/Documentation/networking/
Dplip.rst142 D0->ERROR 2 - 15 15 - 2
173 D0->D0 2 - 2
/Documentation/devicetree/bindings/fpga/
Dxlnx,fpga-selectmap.yaml16 the clock, with the MSB of each byte presented to the D0 pin.
/Documentation/devicetree/bindings/pinctrl/
Dmarvell,armada-370-pinctrl.txt29 mpp12 12 gpio, ge0(rxd1), i2c1(sda), sd0(d0), spi1(cs0),
71 mpp49 49 gpio, dev(ad10), pcie(clkreq1), sd0(d0), spi1(cs0),

1234