Home
last modified time | relevance | path

Searched full:eoi (Results 1 – 9 of 9) sorted by relevance

/Documentation/ABI/testing/
Dsysfs-devices-xenbus19 Summed up time in jiffies the EOI of an interrupt for a Xen
30 trigger delayed EOI processing.
37 before delayed EOI processing is triggered for a Xen pv
/Documentation/devicetree/bindings/interrupt-controller/
Dmstar,mst-intc.yaml42 mstar,intc-no-eoi:
44 Mark this controller has no End Of Interrupt(EOI) implementation.
/Documentation/virt/kvm/x86/
Dmsr.rst318 injection. Value of 1 means that guest can skip writing EOI to the apic
320 EOI by clearing the bit in guest memory - this location will
322 Value of 0 means that the EOI write is required.
325 the APIC EOI write anyway.
336 whether it can skip EOI apic write and between guest
337 clearing it to signal EOI to the hypervisor,
/Documentation/core-api/
Dgenericirq.rst44 - Fast EOI type
235 Default Fast EOI IRQ flow handler
239 which only need an EOI at the end of the handler.
304 EOI Edge IRQ flow handler
359 - ``irq_eoi`` - Optional, required for EOI flow handlers
Ddma-api.rst826 <EOI> <4>---[ end trace f6435a98e2a38c0e ]---
/Documentation/virt/kvm/devices/
Dxive.rst46 manage the source: to trigger, to EOI, to turn off the source for
/Documentation/admin-guide/thermal/
Dintel_powerclamp.rst217 EOI for level triggered interrupts. But it is a challenge to be
/Documentation/virt/kvm/
Dapi.rst3180 as from an EOI, the gsi is de-asserted and the user is notified via
6896 } eoi;
6898 Indicates that the VCPU's in-kernel local APIC received an EOI for a
6901 the userspace IOAPIC should process the EOI and retrigger the interrupt if
6903 EOI was received.
7546 for the IOAPIC pins. Whenever the LAPIC receives an EOI for these routes,
8244 by the CPU, as it's incompatible with SynIC auto-EOI behavior.
/Documentation/admin-guide/
Dkernel-parameters.txt7745 How long to delay EOI handling in case of event
7750 should start to delay EOI handling. Default is 2.
7772 xive.store-eoi=off [PPC]
7774 stores for EOI handling when the XIVE interrupt mode