Searched full:freescale (Results 1 – 25 of 258) sorted by relevance
1234567891011
| /Documentation/w1/masters/ |
| D | mxc-w1.rst | 7 * Freescale MX27, MX31 and probably other i.MX SoCs
11 - http://www.freescale.com/files/32bit/doc/data_sheet/MCIMX31.pdf?fpsp=1
12 …- http://cache.freescale.com/files/dsp/doc/archive/MCIMX27.pdf?fsrch=1&WT_TYPE=Data%20Sheets&WT_VE…
16 Originally based on Freescale code, prepared for mainline by
|
| /Documentation/devicetree/bindings/powerpc/fsl/ |
| D | cpus.txt | 3 Copyright 2013 Freescale Semiconductor Inc.
5 Power Architecture CPUs in Freescale SOCs are represented in device trees as
17 Freescale Power Architecture) defines the architecture for Freescale
|
| D | diu.txt | 1 * Freescale Display Interface Unit
3 The Freescale DIU is a LCD controller, with proper hardware, it can also
|
| D | dma.txt | 1 * Freescale DMA Controllers
3 ** Freescale Elo DMA Controller
4 This is a little-endian 4-channel DMA controller, used in Freescale mpc83xx
68 ** Freescale EloPlus DMA Controller
70 mainly used in Freescale mpc85xx/86xx, Pxxx and BSC series chips, such as
128 ** Freescale Elo3 DMA Controller
130 channels while EloPlus has only 4, it is used in Freescale Txxx and Bxxx
|
| D | msi-pic.txt | 1 * Freescale MSI interrupt controller
81 The Freescale hypervisor and msi-address-64
84 Freescale MSI driver calculates the address of MSIIR (in the MSI register
88 mapping for MSIIR. The Freescale ePAPR hypervisor has this requirement
|
| D | mpic.txt | 2 Freescale MPIC Interrupt Controller Node
3 Copyright (C) 2010,2011 Freescale Semiconductor Inc.
6 The Freescale MPIC interrupt controller is found on all PowerQUICC
17 Definition: Shall include "fsl,mpic". Freescale MPIC
71 non-IPI interrupts to a single CPU at a time (EG: Freescale MPIC).
|
| /Documentation/networking/device_drivers/ethernet/ |
| D | index.rst | 26 freescale/dpaa
27 freescale/dpaa2/index
28 freescale/gianfar
|
| /Documentation/devicetree/bindings/phy/ |
| D | fsl,imx8qm-lvds-phy.yaml | 7 title: Mixel LVDS PHY for Freescale i.MX8qm SoC
13 The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC.
23 The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled
|
| /Documentation/arch/powerpc/ |
| D | kaslr-booke32.rst | 4 KASLR for Freescale BookE32
10 Freescale BookE32. KASLR is a security feature that deters exploit
14 map or copy kernel to a proper place and relocate. Freescale Book-E
|
| /Documentation/devicetree/bindings/pci/ |
| D | fsl,pci.txt | 1 * Bus Enumeration by Freescale PCI-X Agent
3 Typically any Freescale PCI-X bridge hardware strapped into Agent mode
|
| D | 83xx-512x-pci.txt | 1 * Freescale 83xx and 512x PCI bridges
3 Freescale 83xx and 512x SOCs include the same PCI bridge core.
|
| /Documentation/devicetree/bindings/display/imx/ |
| D | fsl-imx-drm.txt | 1 Freescale i.MX DRM master device
4 The freescale i.MX DRM master device is a virtual device needed to list all
20 Freescale i.MX IPUv3
62 Freescale i.MX PRE (Prefetch Resolve Engine)
88 Freescale i.MX PRG (Prefetch Resolve Gasket)
|
| /Documentation/devicetree/bindings/dma/ |
| D | mpc512x-dma.txt | 1 * Freescale MPC512x and MPC8308 DMA Controller
3 The DMA controller in Freescale MPC512x and MPC8308 SoCs can move
|
| /Documentation/devicetree/bindings/arm/freescale/ |
| D | fsl,imx7ulp-sim.yaml | 4 $id: http://devicetree.org/schemas/arm/freescale/fsl,imx7ulp-sim.yaml#
7 title: Freescale i.MX7ULP System Integration Module
|
| D | fsl,imx7ulp-pm.yaml | 4 $id: http://devicetree.org/schemas/arm/freescale/fsl,imx7ulp-pm.yaml#
7 title: Freescale i.MX7ULP Power Management Components
|
| D | tigerp.txt | 1 * Freescale Tigerp platform module
|
| /Documentation/devicetree/bindings/mmc/ |
| D | mxs-mmc.yaml | 7 title: Freescale MXS MMC controller
13 The Freescale MXS Synchronous Serial Ports (SSP) can act as a MMC controller
|
| /Documentation/devicetree/bindings/clock/ |
| D | fsl,flexspi-clock.yaml | 7 title: Freescale FlexSPI clock driver for Layerscape SoCs
13 The Freescale Layerscape SoCs have a special FlexSPI clock which is
|
| /Documentation/virt/kvm/devices/ |
| D | mpic.rst | 9 - KVM_DEV_TYPE_FSL_MPIC_20 Freescale MPIC v2.0
10 - KVM_DEV_TYPE_FSL_MPIC_42 Freescale MPIC v4.2
|
| /Documentation/devicetree/bindings/misc/ |
| D | fsl,qoriq-mc.yaml | 7 title: Freescale Management Complex
13 The Freescale Management Complex (fsl-mc) is a hardware resource
23 Documentation/networking/device_drivers/ethernet/freescale/dpaa2/overview.rst
56 Must be "fsl,qoriq-mc". A Freescale Management Complex
|
| /Documentation/devicetree/bindings/sound/ |
| D | fsl-asoc-card.yaml | 7 title: Freescale Generic ASoC Sound Card with ASRC support
10 The Freescale Generic ASoC Sound Card can be used, ideally,
11 for all Freescale SoCs connecting with external CODECs.
14 However, for Freescale SoCs (especially those released in recent years),
18 So having this generic sound card allows all Freescale SoC users to
|
| /Documentation/devicetree/bindings/pinctrl/ |
| D | fsl,imx8ulp-pinctrl.yaml | 7 title: Freescale IMX8ULP IOMUX Controller
37 be found in <arch/arm64/boot/dts/freescale/imx8ulp-pinfunc.h>. The last
|
| D | fsl,imx8m-pinctrl.yaml | 7 title: Freescale IMX8M IOMUX Controller
41 be found in <arch/arm64/boot/dts/freescale/imx8m[m,n,p,q]-pinfunc.h>.
|
| /Documentation/devicetree/bindings/cache/ |
| D | freescale-l2cache.txt | 1 Freescale L2 Cache Controller
3 L2 cache is present in Freescale's QorIQ and QorIQ Qonverge platforms.
|
| /Documentation/devicetree/bindings/mtd/ |
| D | vf610-nfc.txt | 1 Freescale's NAND flash controller (NFC)
3 This variant of the Freescale NAND flash controller (NFC) can be found on
|
1234567891011