Searched full:ghz (Results 1 – 25 of 33) sorted by relevance
12
| /Documentation/devicetree/bindings/iio/frequency/ |
| D | adi,admfm2000.yaml | 15 from 0.5 to 32 GHz and an output IF frequency range from 0.1 to 8 GHz.
46 Enable mixer mode for the channel. It downconverts RF between 5 GHz
47 and 32 GHz to IF between 0.5 GHz and 8 GHz. If not present, the channel
49 between 2 GHz and 8 GHz to IF between 0.5 GHz and 8 GHz.
|
| D | adi,adrf6780.yaml | 14 radio designs operating in the 5.9 GHz to 23.6 GHz frequency range.
|
| D | adi,admv1013.yaml | 14 radio designs operating in the 24 GHz to 44 GHz frequency range.
|
| D | adi,admv1014.yaml | 14 radio designs operating in the 24 GHz to 44 GHz frequency range.
|
| /Documentation/devicetree/bindings/net/wireless/ |
| D | marvell,sd8787.yaml | 39 description: Calibration data for the 2GHz band.
44 description: Calibration data for sub-band 0 in the 5GHz band.
49 description: Calibration data for sub-band 1 in the 5GHz band.
54 description: Calibration data for sub-band 2 in the 5GHz band.
59 description: Calibration data for sub-band 3 in the 5GHz band.
|
| D | ieee80211.yaml | 29 different 5 GHz subbands. Using them incorrectly could not work or
|
| /Documentation/devicetree/bindings/iio/amplifiers/ |
| D | adi,hmc425a.yaml | 15 ADRF5750 2 dB LSB, 4-Bit, Silicon Digital Attenuator, 10 MHz to 60 GHz
18 HMC425A 0.5 dB LSB GaAs MMIC 6-BIT DIGITAL POSITIVE CONTROL ATTENUATOR, 2.2 - 8.0 GHz
21 HMC540S 1 dB LSB Silicon MMIC 4-Bit Digital Positive Control Attenuator, 0.1 - 8 GHz
|
| /Documentation/devicetree/bindings/iio/filter/ |
| D | adi,admv8818.yaml | 17 (LPFs) that span the 2 GHz to 18 GHz frequency range.
|
| /Documentation/arch/arm/sti/ |
| D | stih407-overview.rst | 13 - ARM Cortex-A9 1.5 GHz dual core CPU (28nm)
|
| D | stih418-overview.rst | 13 - ARM Cortex-A9 1.5 GHz quad core CPU (28nm)
|
| /Documentation/devicetree/bindings/clock/ |
| D | dove-divider-clock.txt | 3 Marvell Dove has a 2GHz PLL, which feeds into a set of dividers to provide
|
| D | silabs,si5341.txt | 54 example, to create 14GHz from a 48MHz xtal, use m-num=14000 and m-den=48. Only
57 probes, the PLL will be set to 14GHz.
117 silabs,pll-m-num = <14000>; /* PLL at 14.0 GHz */
|
| D | qcom,a53pll.yaml | 14 frequencies above 1GHz.
|
| /Documentation/power/ |
| D | opp.rst | 37 {1GHz at minimum voltage of 1.3V}
215 Example: Lets say that 1GHz OPP is to be made available only if the
220 /* Enable 1GHz if it was disabled */
232 Example: Lets say that 1GHz OPP is to be disabled if the temperature
237 /* Disable 1GHz if it was enabled */
|
| /Documentation/devicetree/bindings/iio/dac/ |
| D | adi,ad9739a.yaml | 15 of synthesizing wideband signals from dc up to 3 GHz.
|
| /Documentation/scheduler/ |
| D | schedutil.rst | 48 Because consuming the CPU for 50% at 1GHz is not the same as consuming the CPU
49 for 50% at 2GHz, nor is running 50% on a LITTLE CPU the same as running 50% on
|
| /Documentation/devicetree/bindings/display/ |
| D | brcm,bcm2711-hdmi.yaml | 97 wifi-2.4ghz-coexistence:
|
| /Documentation/driver-api/media/drivers/ |
| D | vidtv.rst | 68 - 11,362 GHz for DVB-S/S2.
71 LNBf, with frequencies at Ku-Band, ranging from 10.7 GHz to 12.75 GHz.
291 To: 2.15 GHz
|
| /Documentation/devicetree/bindings/arm/ti/ |
| D | omap.yaml | 87 - openpandora,omap3-pandora-1ghz
|
| /Documentation/staging/ |
| D | static-keys.rst | 299 1,474,374,262 cycles # 1.723 GHz ( +- 0.17% )
316 1,432,559,428 cycles # 1.703 GHz ( +- 0.18% )
|
| /Documentation/driver-api/ |
| D | ptp.rst | 123 …- Programmable output PTP clocks, any frequency up to 1GHz (to other PHY/MAC time stampers, refclk…
|
| /Documentation/translations/zh_CN/power/ |
| D | opp.rst | 41 {300MHz，最低电压为1V}, {800MHz，最低电压为1.2V}, {1GHz，最低电压为1.3V}
|
| /Documentation/arch/x86/ |
| D | buslock.rst | 132 lock). On a 2 GHz processor that would be about 0.35% system slowdown.
|
| /Documentation/admin-guide/pm/ |
| D | amd-pstate.rst | 485 hardware limits: 400 MHz - 4.68 GHz
487 current policy: frequency should be within 400 MHz and 4.68 GHz.
491 current CPU frequency: 4.02 GHz (asserted by call to kernel)
495 AMD PSTATE Highest Performance: 166. Maximum Frequency: 4.68 GHz.
496 AMD PSTATE Nominal Performance: 117. Nominal Frequency: 3.30 GHz.
497 AMD PSTATE Lowest Non-linear Performance: 39. Lowest Non-linear Frequency: 1.10 GHz.
695 …+ Unit | | | GHz | |…
748 …+ Unit | | | GHz | …
|
| /Documentation/devicetree/bindings/cpu/ |
| D | cpu-capacity.txt | 196 cpus 0,1@1GHz, cpus 2,3@500MHz):
|
12