Home
last modified time | relevance | path

Searched full:gicv2 (Results 1 – 12 of 12) sorted by relevance

/Documentation/virt/kvm/devices/
Darm-vgic.rst17 guest GICv2 through this interface. For information on creating a guest GICv3
19 create both a GICv3 and GICv2 device on the same VM.
58 GICv2 specs. Getting or setting such a register has the same effect as
65 GICv2 is changed in a way directly observable by the guest or userspace.
92 defined in the GICv2 specs. Getting or setting such a register has the
96 fixed format for our implementation that fits with the model of a "GICv2
112 similar to GICv2's GICH_APR.
Darm-vgic-v3.rst14 possible to create both a GICv3 and GICv2 on the same VM.
/Documentation/devicetree/bindings/pci/
Dbrcm,stb-pcie.yaml199 interrupt-map = <0 0 0 1 &gicv2 GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH
200 0 0 0 2 &gicv2 GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH
201 0 0 0 3 &gicv2 GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH
202 0 0 0 4 &gicv2 GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
/Documentation/devicetree/bindings/interrupt-controller/
Darm,gic.yaml101 For GICv2 with virtualization extensions, additional regions are
202 // GICv2
/Documentation/devicetree/bindings/gpio/
Dgpio-xgene-sb.txt12 | (GICv2) +--------------+ +------ GPIO_[N+8]/EXT_INT_N
/Documentation/virt/kvm/arm/
Dpkvm.rst50 - GICv2 is not supported and therefore GICv3 hardware is required in order
/Documentation/translations/zh_CN/arch/arm64/
Dbooting.txt205 - 设备树(DT)或 ACPI 表必须描述一个 GICv2 中断控制器。
/Documentation/translations/zh_TW/arch/arm64/
Dbooting.txt209 - 設備樹(DT)或 ACPI 表必須描述一個 GICv2 中斷控制器。
/Documentation/arch/arm64/
Dmemory.rst95 GICv2 gets mapped next to the HYP idmap page, as do vectors when
Dbooting.rst250 - The DT or ACPI tables must describe a GICv2 interrupt controller.
/Documentation/virt/kvm/
Dapi.rst847 On arm64, a GICv2 is created. Any other GIC versions require the usage of
848 KVM_CREATE_DEVICE, which also supports creating a GICv2. Using
849 KVM_CREATE_DEVICE is preferred over KVM_CREATE_IRQCHIP for GICv2.
/Documentation/admin-guide/
Dkernel-parameters.txt2421 of a GICv2 controller even if the memory range