Searched full:gpmc (Results 1 – 10 of 10) sorted by relevance
| /Documentation/devicetree/bindings/memory-controllers/ |
| D | ti,gpmc-child.yaml | 4 $id: http://devicetree.org/schemas/memory-controllers/ti,gpmc-child.yaml# 7 title: Texas Instruments GPMC Bus Child Nodes 14 This binding is meant for the child nodes of the GPMC node. The node 15 represents any device connected to the GPMC bus. It may be a Flash chip, 17 configuring the GPMC settings/timings and will accompany the bindings 23 # GPMC Timing properties for child nodes. All are optional and default to 0. 24 gpmc,sync-clk-ps: 29 gpmc,cs-on-ns: 33 gpmc,cs-rd-off-ns: 37 gpmc,cs-wr-off-ns: [all …]
|
| D | ti,gpmc.yaml | 4 $id: http://devicetree.org/schemas/memory-controllers/ti,gpmc.yaml# 7 title: Texas Instruments GPMC Memory Controller 14 The GPMC is a unified memory controller dedicated for interfacing 25 - ti,am3352-gpmc 26 - ti,am64-gpmc 27 - ti,omap2420-gpmc 28 - ti,omap2430-gpmc 29 - ti,omap3430-gpmc 30 - ti,omap4430-gpmc 48 GPMC configuration. [all …]
|
| D | mc-peripheral-props.yaml | 39 - $ref: ti,gpmc-child.yaml#
|
| /Documentation/driver-api/memory-devices/ |
| D | ti-gpmc.rst | 4 GPMC (General Purpose Memory Controller) 7 GPMC is an unified memory controller dedicated to interfacing external 16 GPMC is found on Texas Instruments SoC's (OMAP based) 20 GPMC generic timing calculation: 23 GPMC has certain timings that has to be programmed for proper 25 timings. To have peripheral work with gpmc, peripheral timings has to 26 be translated to the form gpmc can understand. The way it has to be 28 dependency for certain gpmc timings on gpmc clock frequency. Hence a 31 Generic routine provides a generic method to calculate gpmc timings 32 from gpmc peripheral timings. struct gpmc_device_timings fields has to [all …]
|
| D | index.rst | 11 ti-gpmc
|
| /Documentation/devicetree/bindings/mtd/ |
| D | ti,gpmc-nand.yaml | 4 $id: http://devicetree.org/schemas/mtd/ti,gpmc-nand.yaml# 7 title: Texas Instruments GPMC NAND Flash controller. 14 GPMC NAND controller/Flash is represented as a child of the 15 GPMC controller node. 65 - $ref: /schemas/memory-controllers/ti,gpmc-child.yaml 80 gpmc: memory-controller@50000000 { 81 compatible = "ti,am3352-gpmc"; 88 gpmc,num-cs = <7>; 89 gpmc,num-waitpins = <2>; 101 interrupt-parent = <&gpmc>; [all …]
|
| D | ti,gpmc-onenand.yaml | 4 $id: http://devicetree.org/schemas/mtd/ti,gpmc-onenand.yaml# 7 title: OneNAND over Texas Instruments GPMC bus. 14 GPMC connected OneNAND (found on OMAP boards) are represented 15 as child nodes of the GPMC controller. 42 - $ref: /schemas/memory-controllers/ti,gpmc-child.yaml 54 gpmc: memory-controller@6e000000 { 55 compatible = "ti,omap3430-gpmc"; 58 gpmc,num-cs = <8>; 59 gpmc,num-waitpins = <4>;
|
| D | ti,elm.yaml | 13 ELM module is used together with GPMC and NAND Flash to detect
|
| /Documentation/devicetree/bindings/net/ |
| D | smsc,lan9115.yaml | 93 # "gpmc,*", ...) to be found, that actually depend on the compatible value of
|
| /Documentation/devicetree/bindings/ |
| D | vendor-prefixes.yaml | 19 "^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio),.*": true
|