Home
last modified time | relevance | path

Searched full:isa (Results 1 – 25 of 117) sorted by relevance

12345

/Documentation/arch/arm/
Dnetwinder.rst53 0 ISA 100Hz timer
54 1 ISA Keyboard
55 2 ISA cascade
56 3 ISA Serial ttyS1
57 4 ISA Serial ttyS0
58 5 ISA PS/2 mouse
59 6 ISA IRDA
60 7 ISA Printer
61 8 ISA RTC alarm
62 9 ISA
[all …]
/Documentation/arch/powerpc/
Disa-versions.rst2 CPU to ISA Version Mapping
5 Mapping of some CPU versions to relevant ISA versions.
12 Power10 Power ISA v3.1
13 Power9 Power ISA v3.0B
14 Power8 Power ISA v2.07
15 e6500 Power ISA v2.06 with some exceptions
16 e5500 Power ISA v2.06 with some exceptions, no Altivec
17 Power7 Power ISA v2.06
18 Power6 Power ISA v2.05
19 PA6T Power ISA v2.04
[all …]
/Documentation/devicetree/bindings/riscv/
Dextensions.yaml7 title: RISC-V ISA extensions
34 riscv,isa:
38 User-Level ISA document, available from
41 Due to revisions of the ISA specification, some deviations
43 Notably, riscv,isa was defined prior to the creation of the
47 While the isa strings in ISA specification are case
48 insensitive, letters in the riscv,isa string must be all
54 riscv,isa-base:
56 The base ISA implemented by this hart, as described by the 20191213
57 version of the unprivileged ISA specification.
[all …]
Dcpus.yaml19 mandated by the RISC-V ISA: a PC and some registers. This
124 - riscv,isa
126 - riscv,isa-base
129 riscv,isa-base: [ "riscv,isa-extensions" ]
130 riscv,isa-extensions: [ "riscv,isa-base" ]
152 riscv,isa-base = "rv64i";
153 riscv,isa-extensions = "i", "m", "a", "c";
178 riscv,isa-base = "rv64i";
179 riscv,isa-extensions = "i", "m", "a", "f", "d", "c";
190 // Example 2: Spike ISA Simulator with 1 Hart
[all …]
/Documentation/core-api/
Ddma-isa-lpc.rst2 DMA with ISA and LPC devices
7 This document describes how to do DMA transfers using the old ISA DMA
8 controller. Even though ISA is more or less dead today the LPC bus
14 To do ISA style DMA you need to include two headers::
22 The second contains the routines specific to ISA DMA transfers. Since
24 Kconfig to be dependent on ISA_DMA_API (not ISA) so that nobody tries
30 The ISA DMA controller has some very strict requirements on which
44 Unfortunately the memory available for ISA DMA is scarce so unless you
57 will require a Kconfig dependency to ISA, not just ISA_DMA_API which
59 has its origins in ISA it is used elsewhere.
[all …]
/Documentation/arch/riscv/
Dhwprobe.rst62 rv64ima, as defined by version 2.2 of the user ISA and version 1.10 of the
63 privileged ISA, with the following known exceptions (more exceptions may be
76 minimumNumber/maximumNumber, not minNum/maxNum") of the RISC-V ISA manual.
79 by version 2.2 of the RISC-V ISA manual.
85 supported, as defined in version 1.0 of the Bit-Manipulation ISA
89 in version 1.0 of the Bit-Manipulation ISA extensions.
92 in version 1.0 of the Bit-Manipulation ISA extensions.
98 in version 1.0 of the Bit-Manipulation ISA extensions.
101 defined in version 1.0 of the Scalar Crypto ISA extensions.
104 defined in version 1.0 of the Scalar Crypto ISA extensions.
[all …]
Dacpi.rst7 The ISA string parsing rules for ACPI are defined by `Version ASCIIDOC
9 "riscv-isa-release-1239329-2023-05-23" (commit 1239329
10 ) <https://github.com/riscv/riscv-isa-manual/releases/tag/riscv-isa-release-1239329-2023-05-23>`_
Duabi.rst6 ISA string ordering in /proc/cpuinfo
9 The canonical order of ISA extension names in the ISA string is defined in
45 "isa" and "hart isa" lines in /proc/cpuinfo
48 The "isa" line in /proc/cpuinfo describes the lowest common denominator of
49 RISC-V ISA extensions recognized by the kernel and implemented on all harts. The
50 "hart isa" line, in contrast, describes the set of extensions recognized by the
/Documentation/driver-api/
Disa.rst2 ISA Drivers
6 commit of the ISA bus driver authored by Rene Herman.
8 During the recent "isa drivers using platform devices" discussion it was
9 pointed out that (ALSA) ISA drivers ran into the problem of not having
13 ISA bus might be best; Russell King agreed and suggested this bus could
16 The attached does this. For this old non (generically) discoverable ISA
40 duplicated init code from the ALSA ISA drivers.
58 With this additional .match() callback ISA drivers have all options. If
115 module_isa_driver is a helper macro for ISA drivers which do not do
121 ISA devices which may be registered in the I/O port address space given
[all …]
/Documentation/devicetree/bindings/arm/hisilicon/
Dlow-pin-count.yaml14 provides I/O access to some legacy ISA devices.
21 pattern: '^isa@[0-9a-f]+$'
23 The node name before '@' must be "isa" to represent the binding stick
24 to the ISA/EISA binding specification.
49 isa@a01b0000 {
/Documentation/devicetree/bindings/powerpc/
Dibm,powerpc-cpu-features.txt45 - isa
50 isa that the CPU is currently running in. This provides instruction set
51 compatibility, less the individual feature nodes. For example, an ISA v3.0
55 Value corresponds to the "Power ISA Version" multiplied by 1000.
83 - isa
88 First level of the Power ISA that the feature appears in.
90 environment to a particular ISA version.
92 Value is defined similarly to /cpus/features/isa
209 isa = <3020>;
212 isa = <3000>;
[all …]
/Documentation/hwmon/
Dw83627hf.rst5 * Winbond W83627HF (ISA accesses ONLY)
7 Addresses scanned: ISA address retrieved from Super I/O registers
10 Addresses scanned: ISA address retrieved from Super I/O registers
13 Addresses scanned: ISA address retrieved from Super I/O registers
16 Addresses scanned: ISA address retrieved from Super I/O registers
19 Addresses scanned: ISA address retrieved from Super I/O registers
41 This driver implements support for ISA accesses *only* for
45 This driver supports ISA accesses, which should be more reliable
53 now that this ISA driver has been developed.
Dnct6775.rst15 Addresses scanned: ISA address retrieved from Super I/O registers
23 Addresses scanned: ISA address retrieved from Super I/O registers
31 Addresses scanned: ISA address retrieved from Super I/O registers
39 Addresses scanned: ISA address retrieved from Super I/O registers
47 Addresses scanned: ISA address retrieved from Super I/O registers
55 Addresses scanned: ISA address retrieved from Super I/O registers
63 Addresses scanned: ISA address retrieved from Super I/O registers
71 Addresses scanned: ISA address retrieved from Super I/O registers
79 Addresses scanned: ISA address retrieved from Super I/O registers
87 Addresses scanned: ISA address retrieved from Super I/O registers
Dw83627ehf.rst6 * Winbond W83627EHF/EHG (ISA access ONLY)
10 Addresses scanned: ISA address retrieved from Super I/O registers
18 Addresses scanned: ISA address retrieved from Super I/O registers
26 Addresses scanned: ISA address retrieved from Super I/O registers
34 Addresses scanned: ISA address retrieved from Super I/O registers
42 Addresses scanned: ISA address retrieved from Super I/O registers
50 Addresses scanned: ISA address retrieved from Super I/O registers
58 Addresses scanned: ISA address retrieved from Super I/O registers
66 Addresses scanned: ISA address retrieved from Super I/O registers
/Documentation/userspace-api/
Disapnp.rst2 ISA Plug & Play support
13 This directory allows access to ISA PnP cards and logical devices.
14 The regular files contain the contents of ISA PnP registers for
/Documentation/i2c/busses/
Di2c-pca-isa.rst2 Kernel driver i2c-pca-isa
7 This driver supports ISA boards using the Philips PCA 9564
25 This driver supports ISA boards using the Philips PCA 9564
Di2c-sis630.rst41 00:01.0 ISA bridge: Silicon Integrated Systems [SiS] 85C503/5513
46 00:01.0 ISA bridge: Silicon Integrated Systems [SiS] 85C503/5513
51 00:02.0 ISA bridge: Silicon Integrated Systems [SiS] SiS964 [MuTIOL Media IO]
/Documentation/devicetree/bindings/interrupt-controller/
Driscv,cpu-intc.yaml16 The RISC-V supervisor ISA manual specifies three interrupt sources that are
25 All RISC-V systems that conform to the supervisor ISA specification are
27 the interrupt map is defined by the ISA it's not listed in the HLIC's device
50 The interrupt sources are defined by the RISC-V supervisor ISA manual,
/Documentation/core-api/irq/
Dconcepts.rst17 all of the interrupt controller in the system. In the case of ISA
23 of the hardware involved. The ISA IRQs are a classic example of
/Documentation/devicetree/bindings/mips/loongson/
Drs780e-acpi.yaml30 isa@0 {
31 compatible = "isa";
/Documentation/admin-guide/media/
Dradio-cardlist.rst29 radio-terratec TerraTec ActiveRadio ISA Standalone
34 fm_drv ISA radio devices
35 fm_drv ISA radio devices
/Documentation/bpf/
Dclang-notes.rst13 Clang defined "CPU" versions, where a CPU version of 3 corresponds to the current eBPF ISA.
15 Clang can select the eBPF ISA version using ``-mcpu=v3`` for example to select version 3.
/Documentation/sound/cards/
Djoystick.rst16 The joystick support of ALSA drivers is different between ISA and PCI
17 cards. In the case of ISA (PnP) cards, it's usually handled by the
86 ISA Cards
89 ALSA ISA drivers don't have the built-in gameport support.
/Documentation/translations/zh_TW/
DIRQ.txt36 該引腳在系統內中斷控制器的所有輸入引腳中的編號。對於 ISA 總線中的情況,
40 是被提倡的。ISA 的 IRQ 是一個分配這類額外含義的典型例子。
/Documentation/input/devices/
Dcs461x.rst26 ISA or PnP ISA cards supported.

12345