Home
last modified time | relevance | path

Searched full:lpi (Results 1 – 23 of 23) sorted by relevance

/Documentation/devicetree/bindings/pinctrl/
Dqcom,sm8550-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8550-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM8550 SoC LPASS LPI TLMM
15 (LPASS) Low Power Island (LPI) of Qualcomm SM8550 SoC.
20 - const: qcom,sm8550-lpass-lpi-pinctrl
22 - const: qcom,x1e80100-lpass-lpi-pinctrl
23 - const: qcom,sm8550-lpass-lpi-pinctrl
27 - description: LPASS LPI TLMM Control and Status registers
28 - description: LPASS LPI MCC registers
55 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
80 - $ref: qcom,lpass-lpi-common.yaml#
[all …]
Dqcom,sm6115-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM6115 SoC LPASS LPI TLMM
15 (LPASS) Low Power Island (LPI) of Qualcomm SM6115 SoC.
19 const: qcom,sm6115-lpass-lpi-pinctrl
23 - description: LPASS LPI TLMM Control and Status registers
24 - description: LPASS LPI MCC registers
49 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
71 - $ref: qcom,lpass-lpi-common.yaml#
86 compatible = "qcom,sm6115-lpass-lpi-pinctrl";
Dqcom,sm8350-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM8350 SoC LPASS LPI TLMM
15 (LPASS) Low Power Island (LPI) of Qualcomm SM8350 SoC.
19 const: qcom,sm8350-lpass-lpi-pinctrl
23 - description: LPASS LPI TLMM Control and Status registers
24 - description: LPASS LPI MCC registers
51 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
76 - $ref: qcom,lpass-lpi-common.yaml#
91 compatible = "qcom,sm8350-lpass-lpi-pinctrl";
Dqcom,sc8280xp-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SC8280XP SoC LPASS LPI TLMM
14 (LPASS) Low Power Island (LPI) of Qualcomm SC8280XP SoC.
18 const: qcom,sc8280xp-lpass-lpi-pinctrl
22 - description: LPASS LPI TLMM Control and Status registers
23 - description: LPASS LPI MCC registers
50 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
74 - $ref: qcom,lpass-lpi-common.yaml#
88 compatible = "qcom,sc8280xp-lpass-lpi-pinctrl";
Dqcom,sm4250-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm4250-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM4250 SoC LPASS LPI TLMM
14 (LPASS) Low Power Island (LPI) of Qualcomm SM4250 SoC.
18 const: qcom,sm4250-lpass-lpi-pinctrl
22 - description: LPASS LPI TLMM Control and Status registers
23 - description: LPASS LPI MCC registers
48 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
72 - $ref: qcom,lpass-lpi-common.yaml#
86 compatible = "qcom,sm4250-lpass-lpi-pinctrl";
Dqcom,sm8450-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM8450 SoC LPASS LPI TLMM
14 (LPASS) Low Power Island (LPI) of Qualcomm SM8450 SoC.
18 const: qcom,sm8450-lpass-lpi-pinctrl
22 - description: LPASS LPI TLMM Control and Status registers
23 - description: LPASS LPI MCC registers
50 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
76 - $ref: qcom,lpass-lpi-common.yaml#
90 compatible = "qcom,sm8450-lpass-lpi-pinctrl";
Dqcom,sm8650-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8650-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM8650 SoC LPASS LPI TLMM
15 (LPASS) Low Power Island (LPI) of Qualcomm SM8650 SoC.
19 const: qcom,sm8650-lpass-lpi-pinctrl
23 - description: LPASS LPI TLMM Control and Status registers
50 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
75 - $ref: qcom,lpass-lpi-common.yaml#
90 compatible = "qcom,sm8650-lpass-lpi-pinctrl";
Dqcom,sc7280-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sc7280-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SC7280 SoC LPASS LPI TLMM
14 (LPASS) Low Power Island (LPI) of Qualcomm SC7280 SoC.
18 const: qcom,sc7280-lpass-lpi-pinctrl
38 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
67 - $ref: qcom,lpass-lpi-common.yaml#
74 compatible = "qcom,sc7280-lpass-lpi-pinctrl";
Dqcom,sm8250-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8250-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM8250 SoC LPASS LPI TLMM
14 (LPASS) Low Power Island (LPI) of Qualcomm SM8250 SoC.
18 const: qcom,sm8250-lpass-lpi-pinctrl
48 $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
73 - $ref: qcom,lpass-lpi-common.yaml#
87 compatible = "qcom,sm8250-lpass-lpi-pinctrl";
Dqcom,lpass-lpi-common.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,lpass-lpi-common.yaml#
7 title: Qualcomm SoC LPASS LPI TLMM Common Properties
16 Low Power Audio SubSystem (LPASS) Low Power Island (LPI) of Qualcomm SoCs.
/Documentation/devicetree/bindings/net/
Dsamsung-sxgbe.txt8 transmit DMA interrupts, receive DMA interrupts and lpi interrupt.
12 and 1 optional lpi interrupt.
Dsnps,dwc-qos-ethernet.txt108 - snps,en-lpi: If present it enables use of the AXI low-power interface
117 - snps,en-tx-lpi-clockgating: Enable gating of the MAC TX clock during
149 snps,en-tx-lpi-clockgating;
150 snps,en-lpi;
Dqcom,ethqos.yaml39 - description: The interrupt that occurs when Rx exits the LPI state
Dstarfive,jh7110-dwmac.yaml168 snps,en-tx-lpi-clockgating;
Dsnps,dwmac.yaml112 - description: The interrupt that occurs when Rx exits the LPI state
487 snps,en-tx-lpi-clockgating:
/Documentation/devicetree/bindings/remoteproc/
Dqcom,sm6115-pas.yaml106 - description: LPI CX power domain
107 - description: LPI MX power domain
/Documentation/networking/device_drivers/ethernet/stmicro/
Dstmmac.rst173 This parameter changes the default LPI TX Expiration time in milliseconds.
295 family of Physical layer to operate in the Low Power Idle (LPI) mode. The EEE
298 The LPI mode allows power saving by switching off parts of the communication
302 the system should enter or exit the LPI mode and communicate this to PHY.
308 To enter in TX LPI mode the driver needs to have a software timer that enable
309 and disable the LPI mode when there is nothing to be transmitted.
490 35) Enables TX LPI Clock Gating::
570 1) Enable AXI LPI::
/Documentation/netlink/specs/
Dethtool.yaml623 name: tx-lpi-enabled
626 name: tx-lpi-timer
1555 - tx-lpi-enabled
1556 - tx-lpi-timer
/Documentation/virt/kvm/devices/
Darm-vgic-its.rst194 - pINTID is the physical LPI ID; if zero, it means the entry is not valid
Darm-vgic-v3.rst240 save all LPI pending bits into guest RAM pending tables.
/Documentation/devicetree/bindings/interrupt-controller/
Darm,gic-v3.yaml16 Interrupts (LPI).
/Documentation/networking/
Dethtool-netlink.rst1205 ``ETHTOOL_A_EEE_TX_LPI_ENABLED`` bool Tx lpi enabled
1206 ``ETHTOOL_A_EEE_TX_LPI_TIMER`` u32 Tx lpi timeout (in us)
1227 ``ETHTOOL_A_EEE_TX_LPI_ENABLED`` bool Tx lpi enabled
1228 ``ETHTOOL_A_EEE_TX_LPI_TIMER`` u32 Tx lpi timeout (in us)
/Documentation/virt/kvm/
Dapi.rst3193 message and device ID are translated into an LPI (support restricted
8711 "kvm-arm-vgic-its". VGICv3 LPI pending status is restored. (3) save