| /Documentation/devicetree/bindings/spi/ |
| D | spi-gpio.yaml | 27 miso-gpios:
28 description: GPIO spec for the MISO line to use
48 gpio-miso: false
66 miso-gpios = <&gpio 98 0>;
|
| D | samsung,spi-peripheral-props.yaml | 23 The sampling phase shift to be applied on the miso line (to account
24 for any lag in the miso line). Valid values:
|
| D | spi-mux.yaml | 17 MISO |/------------------------------+|-------+|-------+|-------\|
|
| /Documentation/devicetree/bindings/pinctrl/ |
| D | marvell,kirkwood-pinctrl.txt | 27 mpp3 3 gpo, nand(io5), spi(miso)
37 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
65 mpp3 3 gpo, nand(io5), spi(miso)
75 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
109 mpp3 3 gpo, nand(io5), spi(miso)
119 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
140 mpp26 26 gpio, ge1(rxd2), ts(mp6), tdm(spi-miso), audio(mclk)
158 mpp3 3 gpo, nand(io5), spi(miso)
168 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
189 mpp26 26 gpio, ge1(rxd2), ts(mp6), tdm(spi-miso), audio(mclk)
[all …]
|
| D | marvell,armada-370-pinctrl.txt | 35 mpp15 15 gpio, ge0(rxctl), pcie(clkreq1), sd0(d3), spi1(miso),
47 mpp26 26 gpio, ge0(crs), ge1(rxd1), spi1(miso)
57 mpp36 36 gpo, dev(a1), spi0(miso)
73 mpp50 50 gpio, dev(ad11), uart0(cts), sd0(d1), spi1(miso),
95 mpp64 64 gpio, spi0(miso), spi0(cs1)
|
| D | marvell,dove-pinctrl.txt | 24 mpp4 4 gpio, pmu, uart3(rts), sdio1(cd), spi1(miso), pmu*
44 mpp20 20 gpio, sdio0(cd), sdio1(cd), spi1(miso), lcd-spi(miso),
|
| D | marvell,armada-375-pinctrl.txt | 20 mpp4 4 gpio, dev(ad6), spi0(miso), spi1(miso)
49 mpp33 33 gpio, ge1(txd3), spi1(miso)
|
| D | marvell,armada-39x-pinctrl.txt | 34 mpp16 16 gpio, dram(deccerr), spi0(miso), pcie0(clkreq), i2c1(sda)
43 mpp24 24 gpio, spi0(miso), ua0(cts), ua1(rxd), sd0(d4), dev(ready)
80 mpp58 58 gpio, i2c1(sck), pcie2(clkreq), spi1(miso), sd0(d1), ua1(rxd)
|
| D | marvell,armada-38x-pinctrl.txt | 34 mpp16 16 gpio, ge0(rxctl), ge(mdio slave), dram(deccerr), spi0(miso), pcie0(clkreq), …
42 mpp24 24 gpio, spi0(miso), ua0(cts), ua1(rxd), sd0(d4), dev(ready)
76 mpp58 58 gpio, pcie1(clkreq) [1], i2c1(sck), pcie2(clkreq), spi1(miso), sd0(d1), ua1(…
|
| D | marvell,armada-xp-pinctrl.txt | 38 mpp17 17 gpio, ge0(col), ge1(txctl), spi1(miso), lcd(d17)
58 mpp37 37 gpio, spi0(miso)
|
| D | marvell,armada-98dx3236-pinctrl.txt | 15 mpp1 1 gpio, spi0(miso), dev(ad9)
|
| D | qcom,msm8960-pinctrl.yaml | 128 miso-pins {
|
| D | mediatek,mt8192-pinctrl.yaml | 179 pins-miso {
|
| /Documentation/devicetree/bindings/arm/marvell/ |
| D | cp110-system-controller.txt | 101 mpp10 10 gpio, dev(readyn), ge0(txctl), spi0(miso), spi1(miso), uart0(cts), sata1(present_act)
104 mpp13 13 gpio, dev(burstn), nf(rbn0), spi1(miso), ge0(rxctl), mss_spi(miso)
105 mpp14 14 gpio, dev(bootcsn), dev(csn0), spi1(csn0), spi0(csn3), au(i2sextclk), spi0(miso), sata0(pr…
118 mpp27 27 gpio, dev(csn0), spi1(miso), mss_gpio4, ge0(rxd3), spi0(csn4), ge(mdio), sata0(present_act…
123 mpp32 32 gpio, mii(col), mii(txerr), mss_spi(miso), tdm(drx), au(i2sextclk), au(i2sdi), ge(mdio), s…
133 mpp42 42 gpio, sdio(v18_en), sdio(wr_protect), synce2(clk), au(i2smclk), mss_uart(txd), spi0(miso),…
140 mpp49 49 gpio, ge1(txclkout), mii(crs), spi1(miso), uart1(rxd), ge(mdio), pcie0(clkreq), sdio(v18_e…
149 mpp58 58 gpio, mss_i2c(sck), ptp(clk), tdm(rstn), au(i2sdi), spi0(miso), uart1(cts), led(clk), sdio…
|
| /Documentation/driver-api/ |
| D | spi.rst | 8 line, and a "Master In, Slave Out" (MISO) data line. SPI is a full
10 another is shifted in on the MISO line. Those bits are assembled into
|
| /Documentation/spi/ |
| D | butterfly.rst | 38 MISO J403.PB3/MISO pin 11/S7,nBUSY
69 MISO J403.PE6/DO pin 12/S5,nPAPEROUT
|
| D | spi-summary.rst | 16 Slave Out" (MISO) signals. (Other names are also used.) There are four
57 Some chips eliminate a signal line by combining MOSI and MISO, and
184 MOSI, and MISO.
506 SPI bus (shared SCK, MOSI, MISO). Valid bus numbers start at zero. On
639 MISO XXX__________ _______________________ _______ XXX
678 MISO XXX__________ _______________________ _______ XXX
|
| /Documentation/devicetree/bindings/iio/adc/ |
| D | renesas,rcar-gyroadc.yaml | 82 of the TI/ADI chips to the GyroADC, while MISO line of each
90 of the MAX chips to the GyroADC, while MISO line of each Maxim
|
| D | adi,ad7476.yaml | 16 on MISO when the clock toggles.
|
| /Documentation/devicetree/bindings/leds/ |
| D | leds-spi-byte.txt | 7 - no return value is necessary (no MISO signal)
|
| /Documentation/hwmon/ |
| D | lm70.rst | 46 comprise the MOSI/MISO loop. At the end of the transfer, the 11-bit 2's
|
| /Documentation/devicetree/bindings/display/panel/ |
| D | samsung,lms397kf04.yaml | 65 miso-gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
|
| D | samsung,s6d27a1.yaml | 73 miso-gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
|
| D | samsung,lms380kf01.yaml | 72 miso-gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
|
| D | panel-mipi-dbi-spi.yaml | 86 Controller is not readable (ie. Din (MISO on the SPI interface) is not
|