Home
last modified time | relevance | path

Searched full:mpsoc (Results 1 – 13 of 13) sorted by relevance

/Documentation/devicetree/bindings/reset/
Dxlnx,zynqmp-reset.yaml7 title: Zynq UltraScale+ MPSoC and Versal reset
14 The Zynq UltraScale+ MPSoC and Versal has several different resets.
25 For list of all valid reset indices for Zynq UltraScale+ MPSoC
/Documentation/devicetree/bindings/fpga/
Dxlnx,zynqmp-pcap-fpga.yaml7 title: Xilinx Zynq Ultrascale MPSoC FPGA Manager
13 Device Tree Bindings for Zynq Ultrascale MPSoC FPGA Manager.
/Documentation/devicetree/bindings/nvmem/
Dxlnx,zynqmp-nvmem.yaml7 title: Zynq UltraScale+ MPSoC Non Volatile Memory interface
10 The ZynqMP MPSoC provides access to the hardware related data
/Documentation/devicetree/bindings/rtc/
Dxlnx,zynqmp-rtc.yaml7 title: Xilinx Zynq Ultrascale+ MPSoC Real Time Clock
10 RTC controller for the Xilinx Zynq MPSoC Real Time Clock.
/Documentation/driver-api/xilinx/
Deemi.rst2 Xilinx Zynq MPSoC EEMI Documentation
5 Xilinx Zynq MPSoC Firmware Interface
/Documentation/devicetree/bindings/spi/
Dspi-zynqmp-qspi.yaml7 title: Xilinx Zynq UltraScale+ MPSoC GQSPI controller
/Documentation/devicetree/bindings/serial/
Dcdns,uart.yaml19 - description: UART controller for Zynq Ultrascale+ MPSoC
/Documentation/devicetree/bindings/firmware/xilinx/
Dxlnx,zynqmp-firmware.yaml23 - description: For implementations complying for Zynq Ultrascale+ MPSoC.
67 description: The ZynqMP MPSoC provides access to the hardware related data
/Documentation/devicetree/bindings/power/reset/
Dxlnx,zynqmp-power.yaml7 title: Xilinx Zynq MPSoC Power Management
/Documentation/devicetree/bindings/net/
Dcdns,macb.yaml24 - cdns,zynqmp-gem # Xilinx Zynq Ultrascale+ MPSoC
32 - xlnx,zynqmp-gem # Xilinx Zynq Ultrascale+ MPSoC
/Documentation/devicetree/bindings/soc/xilinx/
Dxilinx.yaml13 Xilinx boards with Zynq-7000 SOC or Zynq UltraScale+ MPSoC
/Documentation/devicetree/bindings/mailbox/
Dxlnx,zynqmp-ipi-mailbox.yaml11 messaging between two Xilinx Zynq UltraScale+ MPSoC IPI agents. Each IPI
/Documentation/devicetree/bindings/display/xlnx/
Dxlnx,zynqmp-dpsub.yaml10 The DisplayPort subsystem of Xilinx ZynqMP (Zynq UltraScale+ MPSoC)