Home
last modified time | relevance | path

Searched full:pd (Results 1 – 25 of 80) sorted by relevance

1234

/Documentation/devicetree/bindings/power/
Dfsl,scu-pd.yaml4 $id: http://devicetree.org/schemas/power/fsl,scu-pd.yaml#
23 - fsl,imx8dl-scu-pd
24 - fsl,imx8qm-scu-pd
25 - fsl,imx8qxp-scu-pd
26 - const: fsl,scu-pd
40 compatible = "fsl,imx8qxp-scu-pd", "fsl,scu-pd";
Dpd-samsung.yaml4 $id: http://devicetree.org/schemas/power/pd-samsung.yaml#
22 - samsung,exynos4210-pd
23 - samsung,exynos5433-pd
57 compatible = "samsung,exynos4210-pd";
64 compatible = "samsung,exynos4210-pd";
Drenesas,sysc-rmobile.yaml48 $ref: "#/$defs/pd-node"
58 pd-node:
86 $ref: "#/$defs/pd-node"
Drockchip,power-controller.yaml66 $ref: "#/$defs/pd-node"
80 $ref: "#/$defs/pd-node"
94 $ref: "#/$defs/pd-node"
103 pd-node:
/Documentation/devicetree/bindings/clock/
Dfsl,imx8-acm.yaml229 power-domains = <&pd IMX_SC_R_AUDIO_CLK_0>,
230 <&pd IMX_SC_R_AUDIO_CLK_1>,
231 <&pd IMX_SC_R_MCLK_OUT_0>,
232 <&pd IMX_SC_R_MCLK_OUT_1>,
233 <&pd IMX_SC_R_AUDIO_PLL_0>,
234 <&pd IMX_SC_R_AUDIO_PLL_1>,
235 <&pd IMX_SC_R_ASRC_0>,
236 <&pd IMX_SC_R_ASRC_1>,
237 <&pd IMX_SC_R_ESAI_0>,
238 <&pd IMX_SC_R_SAI_0>,
[all …]
/Documentation/devicetree/bindings/media/
Dnxp,imx8-jpeg.yaml78 power-domains = <&pd IMX_SC_R_MJPEG_DEC_MP>,
79 <&pd IMX_SC_R_MJPEG_DEC_S0>,
80 <&pd IMX_SC_R_MJPEG_DEC_S1>,
81 <&pd IMX_SC_R_MJPEG_DEC_S2>,
82 <&pd IMX_SC_R_MJPEG_DEC_S3>;
94 power-domains = <&pd IMX_SC_R_MJPEG_ENC_MP>,
95 <&pd IMX_SC_R_MJPEG_ENC_S0>,
96 <&pd IMX_SC_R_MJPEG_ENC_S1>,
97 <&pd IMX_SC_R_MJPEG_ENC_S2>,
98 <&pd IMX_SC_R_MJPEG_ENC_S3>;
Damphion,vpu.yaml120 power-domains = <&pd IMX_SC_R_VPU>;
127 power-domains = <&pd IMX_SC_R_VPU_MU_0>;
135 power-domains = <&pd IMX_SC_R_VPU_MU_1>;
143 power-domains = <&pd IMX_SC_R_VPU_MU_2>;
149 power-domains = <&pd IMX_SC_R_VPU_DEC_0>;
160 power-domains = <&pd IMX_SC_R_VPU_ENC_0>;
171 power-domains = <&pd IMX_SC_R_VPU_ENC_1>;
/Documentation/devicetree/bindings/sound/
Dmediatek,mt2701-audio.yaml65 - description: audio front end pd clock
66 - description: audio front end conn pd clock
67 - description: top audio a1 sys pd
68 - description: top audio a2 sys pd
69 - description: audio merge interface pd
/Documentation/devicetree/bindings/usb/
Dmaxim,max33359.yaml7 title: Maxim TCPCI Type-C PD controller
12 description: Maxim TCPCI Type-C PD controller
42 #include <dt-bindings/usb/pd.h>
73 pd-revision = /bits/ 8 <0x03 0x01 0x01 0x08>;
Dwillsemi,wusb3801.yaml34 Power Delivery, the node should have the "pd-disable" property.
41 - pd-disable
73 pd-disable;
Drichtek,rt1719.yaml7 title: Richtek RT1719 sink-only Type-C PD controller
14 USB Type-C and PD standards. It does the USB Type-C detection including attach
16 delivery protocol to allow up to 100W of power. The BMC PD block enables full
Drichtek,rt1711h.yaml14 USB Type-C and PD standards. It does the USB Type-C detection including attach
16 delivery protocol to allow up to 100W of power. The BMC PD block enables full
53 #include <dt-bindings/usb/pd.h>
/Documentation/devicetree/bindings/dma/
Dfsl,edma.yaml294 power-domains = <&pd IMX_SC_R_DMA_3_CH0>,
295 <&pd IMX_SC_R_DMA_3_CH1>,
296 <&pd IMX_SC_R_DMA_3_CH2>,
297 <&pd IMX_SC_R_DMA_3_CH3>,
298 <&pd IMX_SC_R_DMA_3_CH4>,
299 <&pd IMX_SC_R_DMA_3_CH5>,
300 <&pd IMX_SC_R_DMA_3_CH6>,
301 <&pd IMX_SC_R_DMA_3_CH7>;
/Documentation/devicetree/bindings/connector/
Dusb-connector.yaml115 pd-disable:
128 dt-bindings/usb/pd.h.
139 dt-bindings/usb/pd.h.
180 description: VDO returned by Discover Modes USB PD command.
238 SNK_DISCOVERY) and the actual current limit after reception of PS_Ready for PD link or during
239 SNK_READY for non-pd link.
260 This timer will stop when sink receives PD source cap advertisement before
292 the incoming PD messages, sink-bc12-completion-time-ms is used to delay
293 PD negotiation till BC1.2 detection completes.
296 pd-revision:
[all …]
/Documentation/devicetree/bindings/hwmon/
Dmoortec,mr75203.yaml21 *) Process Detector (PD) - used to assess silicon speed (e.g. mr74139).
22 *) Delay Chain - ring oscillator connected to the PD, used to measure IO
29 TS, VM & PD also include a digital interface, which consists of configuration
53 - const: pd
155 reg-names = "common", "ts", "pd", "vm";
/Documentation/devicetree/bindings/bus/
Dfsl,imx8qxp-pixel-link-msi-bus.yaml104 power-domains = <&pd IMX_SC_R_DC_0>;
115 power-domains = <&pd IMX_SC_R_MIPI_0>;
162 power-domains = <&pd IMX_SC_R_LVDS_0>;
217 power-domains = <&pd IMX_SC_R_MIPI_0>;
227 power-domains = <&pd IMX_SC_R_MIPI_0>;
/Documentation/devicetree/bindings/iio/pressure/
Dhoneywell,hsc030pa.yaml74 001PD, 005PD, 015PD, 030PD, 060PD, 001NG, 002NG, 004NG, 005NG,
/Documentation/gpu/amdgpu/
Dflashing.rst19 USB-C PD F/W
21 On GPUs that support flashing an updated USB-C PD firmware image, the process
/Documentation/devicetree/bindings/dsp/
Dfsl,dsp.yaml160 power-domains = <&pd IMX_SC_R_MU_13A>,
161 <&pd IMX_SC_R_MU_13B>,
162 <&pd IMX_SC_R_DSP>,
163 <&pd IMX_SC_R_DSP_RAM>;
/Documentation/devicetree/bindings/memory-controllers/
Drockchip,rk3399-dmc.yaml63 See also rockchip,pd-idle-ns.
124 Defines the auto PD disable frequency in MHz.
285 rockchip,pd-idle-ns:
316 rockchip,pd-idle-dis-freq-hz:
319 frequency is greater than pd-idle-dis-freq, power-down idle is disabled.
320 See also rockchip,pd-idle-ns.
371 rockchip,pd-idle-ns = <160>;
379 rockchip,pd-idle-dis-freq-hz = <1000000000>;
/Documentation/admin-guide/media/
Dsi476x.rst91 0x00 mxhi 0 - FM Mixer PD high threshold is
93 1 - FM Mixer PD high threshold is
95 0x01 mxlo ditto for FM Mixer PD low
96 0x02 lnahi ditto for FM LNA PD high
97 0x03 lnalo ditto for FM LNA PD low
/Documentation/networking/pse-pd/
Dintroduction.rst59 characteristics of Powered Device (PD) and Power Sourcing Equipment (PSE).
71 'PD' to PoDL PD. The key intent is to provide devices with a unified interface
/Documentation/devicetree/bindings/mfd/
Dfsl,imx8qxp-csr.yaml89 power-domains = <&pd IMX_SC_R_MIPI_0>;
136 power-domains = <&pd IMX_SC_R_LVDS_0>;
191 power-domains = <&pd IMX_SC_R_MIPI_0>;
/Documentation/devicetree/bindings/display/bridge/
Danalogix,anx7814.yaml36 pd-gpios:
85 pd-gpios = <&pio 33 GPIO_ACTIVE_HIGH>;
/Documentation/devicetree/bindings/interrupt-controller/
Dfsl,mu-msi.yaml96 power-domains = <&pd IMX_SC_R_MU_12A>,
97 <&pd IMX_SC_R_MU_12B>;

1234