Home
last modified time | relevance | path

Searched full:res0 (Results 1 – 5 of 5) sorted by relevance

/Documentation/devicetree/bindings/iio/resolver/
Dadi,ad2s1210.yaml35 the RES0 and RES1 input pins. In configuration mode, the resolution is
36 selected by setting the RES0 and RES1 bits in the control register.
38 RES1 RES0 Resolution (Bits)
103 GPIO lines connected to the RES0 and RES1 pins. These pins select the
105 RES0 and RES1 pins are hard-wired to match the assigned-resolution-bits
129 be measured. If resolution-gpios is omitted, it is assumed that RES0 and
/Documentation/translations/zh_TW/arch/loongarch/
Dbooting.rst40 u32 res0 = 0 /* 保留 */
/Documentation/translations/zh_CN/arch/loongarch/
Dbooting.rst40 u32 res0 = 0 /* 保留 */
/Documentation/arch/loongarch/
Dbooting.rst34 u32 res0 = 0 /* Reserved */
/Documentation/virt/kvm/devices/
Darm-vgic-its.rst175 values: | V | RES0 | RDBase | ICID |
181 - RES0: reserved field with Should-Be-Zero-or-Preserved behavior.