Home
last modified time | relevance | path

Searched full:ssp (Results 1 – 16 of 16) sorted by relevance

/Documentation/devicetree/bindings/spi/
Dmarvell,mmp2-ssp.yaml5 $id: http://devicetree.org/schemas/spi/marvell,mmp2-ssp.yaml#
8 title: PXA2xx SSP SPI Controller
16 - marvell,mmp2-ssp
17 - mrvl,ce4100-ssp
18 - mvrl,pxa168-ssp
19 - mrvl,pxa25x-ssp
21 - mrvl,pxa27x-ssp
22 - mrvl,pxa3xx-ssp
23 - mrvl,pxa910-ssp
65 const: marvell,mmp2-ssp
[all …]
Dmxs-spi.yaml7 title: Freescale MX233/MX28 SSP/SPI
/Documentation/devicetree/bindings/sound/
Dmrvl,pxa-ssp.txt1 Marvell PXA SSP CPU DAI bindings
5 compatible Must be "mrvl,pxa-ssp-dai"
6 port A phandle reference to a PXA ssp upstream device
20 ssp1: ssp@41000000 {
21 compatible = "mrvl,pxa3xx-ssp";
24 clock-names = "pxa27x-ssp.0";
30 compatible = "mrvl,pxa-ssp-dai";
Dbrcm,cygnus-audio.txt22 SSP Subnode properties:
23 - reg: The index of ssp port interface to use
/Documentation/devicetree/bindings/pinctrl/
Dmarvell,dove-pinctrl.txt30 mpp10 10 gpio, pmu, ssp(sclk), pmu*
36 ssp(extclk), pmu*
37 mpp14 14 gpio, pmu, uart2(txd), sdio1(buspwr), ssp(rxd), pmu*
38 mpp15 15 gpio, pmu, uart2(rxd), sdio1(ledctrl), ssp(sfrm), pmu*
47 uart1(cts), ssp(sfrm)
49 lcd-spi(mosi), uart1(cts), ssp(txd)
51 lcd-spi(sck), ssp(sclk)
55 mpp_audio1 52-57 gpio, i2s1/spdifo, i2s1, spdifo, twsi, ssp/spdifo, ssp,
56 ssp/twsi
85 - ssp/spdifo : ssp on pins 52-55, spdifo on pin 57, no gpios
[all …]
/Documentation/devicetree/bindings/misc/
Dolpc,xo1.75-ec.yaml17 "ready-gpios" property of the SSP binding as documented in:
18 <Documentation/devicetree/bindings/spi/marvell,mmp2-ssp.yaml>.
/Documentation/devicetree/bindings/soc/cirrus/
Dcirrus,ep9301-syscon.yaml63 enum: [ ssp, ac97, i2s_on_ssp, i2s_on_ac97, pwm1, gpio1agrp,
92 groups = "ssp";
/Documentation/sound/hd-audio/
Dintel-multi-link.rst243 SSP HDaudio extended link mapping
253 - number of sublinks (SSP IP instances) in LCAP.LSCOUNT
257 - move of SHIM and SSP IP registers to different offsets, with no
261 Extended structure for SSP (assuming 3 instances of the IP)
295 … | | SSP SHIM | |
298 … +---------------+ | | SSP IP | |
300 … +---------------+ | | SSP SHIM | |
305 | ID = 0xC0 | | | SSP SHIM |
308 +---------------+ | | SSP IP |
310 +---------------+ | SSP SHIM |
/Documentation/arch/x86/
Dshstk.rst136 shadow stack. Today this is only the old SSP (shadow stack pointer), pushed
137 in a special format with bit 63 set. On sigreturn this old SSP token is
144 |1...old SSP| - Pointer to old pre-signal ssp in sigframe token format
/Documentation/devicetree/bindings/mmc/
Dmxs-mmc.yaml13 The Freescale MXS Synchronous Serial Ports (SSP) can act as a MMC controller
/Documentation/devicetree/bindings/clock/
Dimx23-clock.yaml52 ssp 33
/Documentation/devicetree/bindings/net/
Dmicrochip,enc28j60.txt30 ssp2: ssp@80014000 {
/Documentation/driver-api/soundwire/
Dsummary.rst128 Synchronization Point (SSP). The "sdw_master_ops" structure abstracts the
/Documentation/arch/arm/pxa/
Dmfp.rst51 internal controllers like PWM, SSP and UART, with 128 internal signals
/Documentation/sound/soc/
Ddpcm.rst183 .cpu_dai_name = "ssp-dai.0",
/Documentation/spi/
Dspi-summary.rst53 half-duplex SPI, for request/response protocols), SSP ("Synchronous